\n

USB_OTG_FS

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :

Registers

FS_DCFG

FS_DIEPMSK

FS_DIEPCTL0

DIEPINT0

DIEPTSIZ0

DTXFSTS0

DIEPCTL1

DIEPINT1

DIEPTSIZ1

DTXFSTS1

FS_DOEPMSK

DIEPCTL2

DIEPINT2

DIEPTSIZ2

DTXFSTS2

DIEPCTL3

DIEPINT3

DIEPTSIZ3

DTXFSTS3

FS_DAINT

FS_DAINTMSK

DVBUSDIS

DVBUSPULSE

DOEPCTL0

DOEPINT0

DOEPTSIZ0

DOEPCTL1

DOEPINT1

DOEPTSIZ1

DIEPEMPMSK

DOEPCTL2

DOEPINT2

DOEPTSIZ2

DOEPCTL3

DOEPINT3

DOEPTSIZ3

FS_DCTL

FS_DSTS


FS_DCFG

OTG_FS device configuration register (OTG_FS_DCFG)
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FS_DCFG FS_DCFG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DSPD NZLSOHSK DAD PFIVL

DSPD : Device speed
bits : 0 - 1 (2 bit)

NZLSOHSK : Non-zero-length status OUT handshake
bits : 2 - 2 (1 bit)

DAD : Device address
bits : 4 - 10 (7 bit)

PFIVL : Periodic frame interval
bits : 11 - 12 (2 bit)


FS_DIEPMSK

OTG_FS device IN endpoint common interrupt mask register (OTG_FS_DIEPMSK)
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FS_DIEPMSK FS_DIEPMSK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRCM EPDM TOM ITTXFEMSK INEPNMM INEPNEM

XFRCM : Transfer completed interrupt mask
bits : 0 - 0 (1 bit)

EPDM : Endpoint disabled interrupt mask
bits : 1 - 1 (1 bit)

TOM : Timeout condition mask (Non-isochronous endpoints)
bits : 3 - 3 (1 bit)

ITTXFEMSK : IN token received when TxFIFO empty mask
bits : 4 - 4 (1 bit)

INEPNMM : IN token received with EP mismatch mask
bits : 5 - 5 (1 bit)

INEPNEM : IN endpoint NAK effective mask
bits : 6 - 6 (1 bit)


FS_DIEPCTL0

OTG_FS device control IN endpoint 0 control register (OTG_FS_DIEPCTL0)
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FS_DIEPCTL0 FS_DIEPCTL0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MPSIZ USBAEP NAKSTS EPTYP STALL TXFNUM CNAK SNAK EPDIS EPENA

MPSIZ : Maximum packet size
bits : 0 - 1 (2 bit)
access : read-write

USBAEP : USB active endpoint
bits : 15 - 15 (1 bit)
access : read-only

NAKSTS : NAK status
bits : 17 - 17 (1 bit)
access : read-only

EPTYP : Endpoint type
bits : 18 - 19 (2 bit)
access : read-only

STALL : STALL handshake
bits : 21 - 21 (1 bit)
access : read-write

TXFNUM : TxFIFO number
bits : 22 - 25 (4 bit)
access : read-write

CNAK : Clear NAK
bits : 26 - 26 (1 bit)
access : write-only

SNAK : Set NAK
bits : 27 - 27 (1 bit)
access : write-only

EPDIS : Endpoint disable
bits : 30 - 30 (1 bit)
access : read-only

EPENA : Endpoint enable
bits : 31 - 31 (1 bit)
access : read-only


DIEPINT0

device endpoint-x interrupt register
address_offset : 0x108 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIEPINT0 DIEPINT0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRC EPDISD TOC ITTXFE INEPNE TXFE

XFRC : XFRC
bits : 0 - 0 (1 bit)
access : read-write

EPDISD : EPDISD
bits : 1 - 1 (1 bit)
access : read-write

TOC : TOC
bits : 3 - 3 (1 bit)
access : read-write

ITTXFE : ITTXFE
bits : 4 - 4 (1 bit)
access : read-write

INEPNE : INEPNE
bits : 6 - 6 (1 bit)
access : read-write

TXFE : TXFE
bits : 7 - 7 (1 bit)
access : read-only


DIEPTSIZ0

device endpoint-0 transfer size register
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIEPTSIZ0 DIEPTSIZ0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRSIZ PKTCNT

XFRSIZ : Transfer size
bits : 0 - 6 (7 bit)

PKTCNT : Packet count
bits : 19 - 20 (2 bit)


DTXFSTS0

OTG_FS device IN endpoint transmit FIFO status register
address_offset : 0x118 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DTXFSTS0 DTXFSTS0 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INEPTFSAV

INEPTFSAV : IN endpoint TxFIFO space available
bits : 0 - 15 (16 bit)


DIEPCTL1

OTG device endpoint-1 control register
address_offset : 0x120 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIEPCTL1 DIEPCTL1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MPSIZ USBAEP EONUM_DPID NAKSTS EPTYP Stall TXFNUM CNAK SNAK SD0PID_SEVNFRM SODDFRM_SD1PID EPDIS EPENA

MPSIZ : MPSIZ
bits : 0 - 10 (11 bit)
access : read-write

USBAEP : USBAEP
bits : 15 - 15 (1 bit)
access : read-write

EONUM_DPID : EONUM/DPID
bits : 16 - 16 (1 bit)
access : read-only

NAKSTS : NAKSTS
bits : 17 - 17 (1 bit)
access : read-only

EPTYP : EPTYP
bits : 18 - 19 (2 bit)
access : read-write

Stall : Stall
bits : 21 - 21 (1 bit)
access : read-write

TXFNUM : TXFNUM
bits : 22 - 25 (4 bit)
access : read-write

CNAK : CNAK
bits : 26 - 26 (1 bit)
access : write-only

SNAK : SNAK
bits : 27 - 27 (1 bit)
access : write-only

SD0PID_SEVNFRM : SD0PID/SEVNFRM
bits : 28 - 28 (1 bit)
access : write-only

SODDFRM_SD1PID : SODDFRM/SD1PID
bits : 29 - 29 (1 bit)
access : write-only

EPDIS : EPDIS
bits : 30 - 30 (1 bit)
access : read-write

EPENA : EPENA
bits : 31 - 31 (1 bit)
access : read-write


DIEPINT1

device endpoint-1 interrupt register
address_offset : 0x128 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIEPINT1 DIEPINT1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRC EPDISD TOC ITTXFE INEPNE TXFE

XFRC : XFRC
bits : 0 - 0 (1 bit)
access : read-write

EPDISD : EPDISD
bits : 1 - 1 (1 bit)
access : read-write

TOC : TOC
bits : 3 - 3 (1 bit)
access : read-write

ITTXFE : ITTXFE
bits : 4 - 4 (1 bit)
access : read-write

INEPNE : INEPNE
bits : 6 - 6 (1 bit)
access : read-write

TXFE : TXFE
bits : 7 - 7 (1 bit)
access : read-only


DIEPTSIZ1

device endpoint-1 transfer size register
address_offset : 0x130 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIEPTSIZ1 DIEPTSIZ1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRSIZ PKTCNT MCNT

XFRSIZ : Transfer size
bits : 0 - 18 (19 bit)

PKTCNT : Packet count
bits : 19 - 28 (10 bit)

MCNT : Multi count
bits : 29 - 30 (2 bit)


DTXFSTS1

OTG_FS device IN endpoint transmit FIFO status register
address_offset : 0x138 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DTXFSTS1 DTXFSTS1 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INEPTFSAV

INEPTFSAV : IN endpoint TxFIFO space available
bits : 0 - 15 (16 bit)


FS_DOEPMSK

OTG_FS device OUT endpoint common interrupt mask register (OTG_FS_DOEPMSK)
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FS_DOEPMSK FS_DOEPMSK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRCM EPDM STUPM OTEPDM

XFRCM : Transfer completed interrupt mask
bits : 0 - 0 (1 bit)

EPDM : Endpoint disabled interrupt mask
bits : 1 - 1 (1 bit)

STUPM : SETUP phase done mask
bits : 3 - 3 (1 bit)

OTEPDM : OUT token received when endpoint disabled mask
bits : 4 - 4 (1 bit)


DIEPCTL2

OTG device endpoint-2 control register
address_offset : 0x140 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIEPCTL2 DIEPCTL2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MPSIZ USBAEP EONUM_DPID NAKSTS EPTYP Stall TXFNUM CNAK SNAK SD0PID_SEVNFRM SODDFRM EPDIS EPENA

MPSIZ : MPSIZ
bits : 0 - 10 (11 bit)
access : read-write

USBAEP : USBAEP
bits : 15 - 15 (1 bit)
access : read-write

EONUM_DPID : EONUM/DPID
bits : 16 - 16 (1 bit)
access : read-only

NAKSTS : NAKSTS
bits : 17 - 17 (1 bit)
access : read-only

EPTYP : EPTYP
bits : 18 - 19 (2 bit)
access : read-write

Stall : Stall
bits : 21 - 21 (1 bit)
access : read-write

TXFNUM : TXFNUM
bits : 22 - 25 (4 bit)
access : read-write

CNAK : CNAK
bits : 26 - 26 (1 bit)
access : write-only

SNAK : SNAK
bits : 27 - 27 (1 bit)
access : write-only

SD0PID_SEVNFRM : SD0PID/SEVNFRM
bits : 28 - 28 (1 bit)
access : write-only

SODDFRM : SODDFRM
bits : 29 - 29 (1 bit)
access : write-only

EPDIS : EPDIS
bits : 30 - 30 (1 bit)
access : read-write

EPENA : EPENA
bits : 31 - 31 (1 bit)
access : read-write


DIEPINT2

device endpoint-2 interrupt register
address_offset : 0x148 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIEPINT2 DIEPINT2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRC EPDISD TOC ITTXFE INEPNE TXFE

XFRC : XFRC
bits : 0 - 0 (1 bit)
access : read-write

EPDISD : EPDISD
bits : 1 - 1 (1 bit)
access : read-write

TOC : TOC
bits : 3 - 3 (1 bit)
access : read-write

ITTXFE : ITTXFE
bits : 4 - 4 (1 bit)
access : read-write

INEPNE : INEPNE
bits : 6 - 6 (1 bit)
access : read-write

TXFE : TXFE
bits : 7 - 7 (1 bit)
access : read-only


DIEPTSIZ2

device endpoint-2 transfer size register
address_offset : 0x150 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIEPTSIZ2 DIEPTSIZ2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRSIZ PKTCNT MCNT

XFRSIZ : Transfer size
bits : 0 - 18 (19 bit)

PKTCNT : Packet count
bits : 19 - 28 (10 bit)

MCNT : Multi count
bits : 29 - 30 (2 bit)


DTXFSTS2

OTG_FS device IN endpoint transmit FIFO status register
address_offset : 0x158 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DTXFSTS2 DTXFSTS2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INEPTFSAV

INEPTFSAV : IN endpoint TxFIFO space available
bits : 0 - 15 (16 bit)


DIEPCTL3

OTG device endpoint-3 control register
address_offset : 0x160 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIEPCTL3 DIEPCTL3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MPSIZ USBAEP EONUM_DPID NAKSTS EPTYP Stall TXFNUM CNAK SNAK SD0PID_SEVNFRM SODDFRM EPDIS EPENA

MPSIZ : MPSIZ
bits : 0 - 10 (11 bit)
access : read-write

USBAEP : USBAEP
bits : 15 - 15 (1 bit)
access : read-write

EONUM_DPID : EONUM/DPID
bits : 16 - 16 (1 bit)
access : read-only

NAKSTS : NAKSTS
bits : 17 - 17 (1 bit)
access : read-only

EPTYP : EPTYP
bits : 18 - 19 (2 bit)
access : read-write

Stall : Stall
bits : 21 - 21 (1 bit)
access : read-write

TXFNUM : TXFNUM
bits : 22 - 25 (4 bit)
access : read-write

CNAK : CNAK
bits : 26 - 26 (1 bit)
access : write-only

SNAK : SNAK
bits : 27 - 27 (1 bit)
access : write-only

SD0PID_SEVNFRM : SD0PID/SEVNFRM
bits : 28 - 28 (1 bit)
access : write-only

SODDFRM : SODDFRM
bits : 29 - 29 (1 bit)
access : write-only

EPDIS : EPDIS
bits : 30 - 30 (1 bit)
access : read-write

EPENA : EPENA
bits : 31 - 31 (1 bit)
access : read-write


DIEPINT3

device endpoint-3 interrupt register
address_offset : 0x168 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIEPINT3 DIEPINT3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRC EPDISD TOC ITTXFE INEPNE TXFE

XFRC : XFRC
bits : 0 - 0 (1 bit)
access : read-write

EPDISD : EPDISD
bits : 1 - 1 (1 bit)
access : read-write

TOC : TOC
bits : 3 - 3 (1 bit)
access : read-write

ITTXFE : ITTXFE
bits : 4 - 4 (1 bit)
access : read-write

INEPNE : INEPNE
bits : 6 - 6 (1 bit)
access : read-write

TXFE : TXFE
bits : 7 - 7 (1 bit)
access : read-only


DIEPTSIZ3

device endpoint-3 transfer size register
address_offset : 0x170 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIEPTSIZ3 DIEPTSIZ3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRSIZ PKTCNT MCNT

XFRSIZ : Transfer size
bits : 0 - 18 (19 bit)

PKTCNT : Packet count
bits : 19 - 28 (10 bit)

MCNT : Multi count
bits : 29 - 30 (2 bit)


DTXFSTS3

OTG_FS device IN endpoint transmit FIFO status register
address_offset : 0x178 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DTXFSTS3 DTXFSTS3 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INEPTFSAV

INEPTFSAV : IN endpoint TxFIFO space available
bits : 0 - 15 (16 bit)


FS_DAINT

OTG_FS device all endpoints interrupt register (OTG_FS_DAINT)
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

FS_DAINT FS_DAINT read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IEPINT OEPINT

IEPINT : IN endpoint interrupt bits
bits : 0 - 15 (16 bit)

OEPINT : OUT endpoint interrupt bits
bits : 16 - 31 (16 bit)


FS_DAINTMSK

OTG_FS all endpoints interrupt mask register (OTG_FS_DAINTMSK)
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FS_DAINTMSK FS_DAINTMSK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IEPM OEPINT

IEPM : IN EP interrupt mask bits
bits : 0 - 15 (16 bit)

OEPINT : OUT endpoint interrupt bits
bits : 16 - 31 (16 bit)


DVBUSDIS

OTG_FS device VBUS discharge time register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DVBUSDIS DVBUSDIS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VBUSDT

VBUSDT : Device VBUS discharge time
bits : 0 - 15 (16 bit)


DVBUSPULSE

OTG_FS device VBUS pulsing time register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DVBUSPULSE DVBUSPULSE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DVBUSP

DVBUSP : Device VBUS pulsing time
bits : 0 - 11 (12 bit)


DOEPCTL0

device endpoint-0 control register
address_offset : 0x300 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DOEPCTL0 DOEPCTL0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MPSIZ USBAEP NAKSTS EPTYP SNPM Stall CNAK SNAK EPDIS EPENA

MPSIZ : MPSIZ
bits : 0 - 1 (2 bit)
access : read-only

USBAEP : USBAEP
bits : 15 - 15 (1 bit)
access : read-only

NAKSTS : NAKSTS
bits : 17 - 17 (1 bit)
access : read-only

EPTYP : EPTYP
bits : 18 - 19 (2 bit)
access : read-only

SNPM : SNPM
bits : 20 - 20 (1 bit)
access : read-write

Stall : Stall
bits : 21 - 21 (1 bit)
access : read-write

CNAK : CNAK
bits : 26 - 26 (1 bit)
access : write-only

SNAK : SNAK
bits : 27 - 27 (1 bit)
access : write-only

EPDIS : EPDIS
bits : 30 - 30 (1 bit)
access : read-only

EPENA : EPENA
bits : 31 - 31 (1 bit)
access : write-only


DOEPINT0

device endpoint-0 interrupt register
address_offset : 0x308 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DOEPINT0 DOEPINT0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRC EPDISD STUP OTEPDIS B2BSTUP

XFRC : XFRC
bits : 0 - 0 (1 bit)

EPDISD : EPDISD
bits : 1 - 1 (1 bit)

STUP : STUP
bits : 3 - 3 (1 bit)

OTEPDIS : OTEPDIS
bits : 4 - 4 (1 bit)

B2BSTUP : B2BSTUP
bits : 6 - 6 (1 bit)


DOEPTSIZ0

device OUT endpoint-0 transfer size register
address_offset : 0x310 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DOEPTSIZ0 DOEPTSIZ0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRSIZ PKTCNT STUPCNT

XFRSIZ : Transfer size
bits : 0 - 6 (7 bit)

PKTCNT : Packet count
bits : 19 - 19 (1 bit)

STUPCNT : SETUP packet count
bits : 29 - 30 (2 bit)


DOEPCTL1

device endpoint-1 control register
address_offset : 0x320 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DOEPCTL1 DOEPCTL1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MPSIZ USBAEP EONUM_DPID NAKSTS EPTYP SNPM Stall CNAK SNAK SD0PID_SEVNFRM SODDFRM EPDIS EPENA

MPSIZ : MPSIZ
bits : 0 - 10 (11 bit)
access : read-write

USBAEP : USBAEP
bits : 15 - 15 (1 bit)
access : read-write

EONUM_DPID : EONUM/DPID
bits : 16 - 16 (1 bit)
access : read-only

NAKSTS : NAKSTS
bits : 17 - 17 (1 bit)
access : read-only

EPTYP : EPTYP
bits : 18 - 19 (2 bit)
access : read-write

SNPM : SNPM
bits : 20 - 20 (1 bit)
access : read-write

Stall : Stall
bits : 21 - 21 (1 bit)
access : read-write

CNAK : CNAK
bits : 26 - 26 (1 bit)
access : write-only

SNAK : SNAK
bits : 27 - 27 (1 bit)
access : write-only

SD0PID_SEVNFRM : SD0PID/SEVNFRM
bits : 28 - 28 (1 bit)
access : write-only

SODDFRM : SODDFRM
bits : 29 - 29 (1 bit)
access : write-only

EPDIS : EPDIS
bits : 30 - 30 (1 bit)
access : read-write

EPENA : EPENA
bits : 31 - 31 (1 bit)
access : read-write


DOEPINT1

device endpoint-1 interrupt register
address_offset : 0x328 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DOEPINT1 DOEPINT1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRC EPDISD STUP OTEPDIS B2BSTUP

XFRC : XFRC
bits : 0 - 0 (1 bit)

EPDISD : EPDISD
bits : 1 - 1 (1 bit)

STUP : STUP
bits : 3 - 3 (1 bit)

OTEPDIS : OTEPDIS
bits : 4 - 4 (1 bit)

B2BSTUP : B2BSTUP
bits : 6 - 6 (1 bit)


DOEPTSIZ1

device OUT endpoint-1 transfer size register
address_offset : 0x330 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DOEPTSIZ1 DOEPTSIZ1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRSIZ PKTCNT RXDPID_STUPCNT

XFRSIZ : Transfer size
bits : 0 - 18 (19 bit)

PKTCNT : Packet count
bits : 19 - 28 (10 bit)

RXDPID_STUPCNT : Received data PID/SETUP packet count
bits : 29 - 30 (2 bit)


DIEPEMPMSK

OTG_FS device IN endpoint FIFO empty interrupt mask register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIEPEMPMSK DIEPEMPMSK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INEPTXFEM

INEPTXFEM : IN EP Tx FIFO empty interrupt mask bits
bits : 0 - 15 (16 bit)


DOEPCTL2

device endpoint-2 control register
address_offset : 0x340 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DOEPCTL2 DOEPCTL2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MPSIZ USBAEP EONUM_DPID NAKSTS EPTYP SNPM Stall CNAK SNAK SD0PID_SEVNFRM SODDFRM EPDIS EPENA

MPSIZ : MPSIZ
bits : 0 - 10 (11 bit)
access : read-write

USBAEP : USBAEP
bits : 15 - 15 (1 bit)
access : read-write

EONUM_DPID : EONUM/DPID
bits : 16 - 16 (1 bit)
access : read-only

NAKSTS : NAKSTS
bits : 17 - 17 (1 bit)
access : read-only

EPTYP : EPTYP
bits : 18 - 19 (2 bit)
access : read-write

SNPM : SNPM
bits : 20 - 20 (1 bit)
access : read-write

Stall : Stall
bits : 21 - 21 (1 bit)
access : read-write

CNAK : CNAK
bits : 26 - 26 (1 bit)
access : write-only

SNAK : SNAK
bits : 27 - 27 (1 bit)
access : write-only

SD0PID_SEVNFRM : SD0PID/SEVNFRM
bits : 28 - 28 (1 bit)
access : write-only

SODDFRM : SODDFRM
bits : 29 - 29 (1 bit)
access : write-only

EPDIS : EPDIS
bits : 30 - 30 (1 bit)
access : read-write

EPENA : EPENA
bits : 31 - 31 (1 bit)
access : read-write


DOEPINT2

device endpoint-2 interrupt register
address_offset : 0x348 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DOEPINT2 DOEPINT2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRC EPDISD STUP OTEPDIS B2BSTUP

XFRC : XFRC
bits : 0 - 0 (1 bit)

EPDISD : EPDISD
bits : 1 - 1 (1 bit)

STUP : STUP
bits : 3 - 3 (1 bit)

OTEPDIS : OTEPDIS
bits : 4 - 4 (1 bit)

B2BSTUP : B2BSTUP
bits : 6 - 6 (1 bit)


DOEPTSIZ2

device OUT endpoint-2 transfer size register
address_offset : 0x350 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DOEPTSIZ2 DOEPTSIZ2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRSIZ PKTCNT RXDPID_STUPCNT

XFRSIZ : Transfer size
bits : 0 - 18 (19 bit)

PKTCNT : Packet count
bits : 19 - 28 (10 bit)

RXDPID_STUPCNT : Received data PID/SETUP packet count
bits : 29 - 30 (2 bit)


DOEPCTL3

device endpoint-3 control register
address_offset : 0x360 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DOEPCTL3 DOEPCTL3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MPSIZ USBAEP EONUM_DPID NAKSTS EPTYP SNPM Stall CNAK SNAK SD0PID_SEVNFRM SODDFRM EPDIS EPENA

MPSIZ : MPSIZ
bits : 0 - 10 (11 bit)
access : read-write

USBAEP : USBAEP
bits : 15 - 15 (1 bit)
access : read-write

EONUM_DPID : EONUM/DPID
bits : 16 - 16 (1 bit)
access : read-only

NAKSTS : NAKSTS
bits : 17 - 17 (1 bit)
access : read-only

EPTYP : EPTYP
bits : 18 - 19 (2 bit)
access : read-write

SNPM : SNPM
bits : 20 - 20 (1 bit)
access : read-write

Stall : Stall
bits : 21 - 21 (1 bit)
access : read-write

CNAK : CNAK
bits : 26 - 26 (1 bit)
access : write-only

SNAK : SNAK
bits : 27 - 27 (1 bit)
access : write-only

SD0PID_SEVNFRM : SD0PID/SEVNFRM
bits : 28 - 28 (1 bit)
access : write-only

SODDFRM : SODDFRM
bits : 29 - 29 (1 bit)
access : write-only

EPDIS : EPDIS
bits : 30 - 30 (1 bit)
access : read-write

EPENA : EPENA
bits : 31 - 31 (1 bit)
access : read-write


DOEPINT3

device endpoint-3 interrupt register
address_offset : 0x368 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DOEPINT3 DOEPINT3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRC EPDISD STUP OTEPDIS B2BSTUP

XFRC : XFRC
bits : 0 - 0 (1 bit)

EPDISD : EPDISD
bits : 1 - 1 (1 bit)

STUP : STUP
bits : 3 - 3 (1 bit)

OTEPDIS : OTEPDIS
bits : 4 - 4 (1 bit)

B2BSTUP : B2BSTUP
bits : 6 - 6 (1 bit)


DOEPTSIZ3

device OUT endpoint-3 transfer size register
address_offset : 0x370 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DOEPTSIZ3 DOEPTSIZ3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 XFRSIZ PKTCNT RXDPID_STUPCNT

XFRSIZ : Transfer size
bits : 0 - 18 (19 bit)

PKTCNT : Packet count
bits : 19 - 28 (10 bit)

RXDPID_STUPCNT : Received data PID/SETUP packet count
bits : 29 - 30 (2 bit)


FS_DCTL

OTG_FS device control register (OTG_FS_DCTL)
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FS_DCTL FS_DCTL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RWUSIG SDIS GINSTS GONSTS TCTL SGINAK CGINAK SGONAK CGONAK POPRGDNE

RWUSIG : Remote wakeup signaling
bits : 0 - 0 (1 bit)
access : read-write

SDIS : Soft disconnect
bits : 1 - 1 (1 bit)
access : read-write

GINSTS : Global IN NAK status
bits : 2 - 2 (1 bit)
access : read-only

GONSTS : Global OUT NAK status
bits : 3 - 3 (1 bit)
access : read-only

TCTL : Test control
bits : 4 - 6 (3 bit)
access : read-write

SGINAK : Set global IN NAK
bits : 7 - 7 (1 bit)
access : read-write

CGINAK : Clear global IN NAK
bits : 8 - 8 (1 bit)
access : read-write

SGONAK : Set global OUT NAK
bits : 9 - 9 (1 bit)
access : read-write

CGONAK : Clear global OUT NAK
bits : 10 - 10 (1 bit)
access : read-write

POPRGDNE : Power-on programming done
bits : 11 - 11 (1 bit)
access : read-write


FS_DSTS

OTG_FS device status register (OTG_FS_DSTS)
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

FS_DSTS FS_DSTS read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SUSPSTS ENUMSPD EERR FNSOF

SUSPSTS : Suspend status
bits : 0 - 0 (1 bit)

ENUMSPD : Enumerated speed
bits : 1 - 2 (2 bit)

EERR : Erratic error
bits : 3 - 3 (1 bit)

FNSOF : Frame number of the received SOF
bits : 8 - 21 (14 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.