\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :
OPAMP1 control/status register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPAEN : Operational amplifier Enable
bits : 0 - 0 (1 bit)
OPALPM : Operational amplifier Low Power Mode
bits : 1 - 1 (1 bit)
OPAMODE : Operational amplifier PGA mode
bits : 2 - 3 (2 bit)
PGA_GAIN : Operational amplifier Programmable amplifier gain value
bits : 4 - 5 (2 bit)
VM_SEL : Inverting input selection
bits : 8 - 9 (2 bit)
VP_SEL : Non inverted input selection
bits : 10 - 10 (1 bit)
CALON : Calibration mode enabled
bits : 12 - 12 (1 bit)
CALSEL : Calibration selection
bits : 13 - 13 (1 bit)
USERTRIM : allows to switch from AOP offset trimmed values to AOP offset
bits : 14 - 14 (1 bit)
CALOUT : Operational amplifier calibration output
bits : 15 - 15 (1 bit)
OPA_RANGE : Operational amplifier power supply range for stability
bits : 31 - 31 (1 bit)
OPAMP2 control/status register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPAEN : Operational amplifier Enable
bits : 0 - 0 (1 bit)
OPALPM : Operational amplifier Low Power Mode
bits : 1 - 1 (1 bit)
OPAMODE : Operational amplifier PGA mode
bits : 2 - 3 (2 bit)
PGA_GAIN : Operational amplifier Programmable amplifier gain value
bits : 4 - 5 (2 bit)
VM_SEL : Inverting input selection
bits : 8 - 9 (2 bit)
VP_SEL : Non inverted input selection
bits : 10 - 10 (1 bit)
CALON : Calibration mode enabled
bits : 12 - 12 (1 bit)
CALSEL : Calibration selection
bits : 13 - 13 (1 bit)
USERTRIM : allows to switch from AOP offset trimmed values to AOP offset
bits : 14 - 14 (1 bit)
CALOUT : Operational amplifier calibration output
bits : 15 - 15 (1 bit)
OPAMP2 offset trimming register in normal mode
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRIMOFFSETN : Trim for NMOS differential pairs
bits : 0 - 4 (5 bit)
TRIMOFFSETP : Trim for PMOS differential pairs
bits : 8 - 12 (5 bit)
OPAMP2 offset trimming register in low-power mode
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRIMLPOFFSETN : Trim for NMOS differential pairs
bits : 0 - 4 (5 bit)
TRIMLPOFFSETP : Trim for PMOS differential pairs
bits : 8 - 12 (5 bit)
OPAMP1 offset trimming register in normal mode
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRIMOFFSETN : Trim for NMOS differential pairs
bits : 0 - 4 (5 bit)
TRIMOFFSETP : Trim for PMOS differential pairs
bits : 8 - 12 (5 bit)
OPAMP1 offset trimming register in low-power mode
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRIMLPOFFSETN : Trim for NMOS differential pairs
bits : 0 - 4 (5 bit)
TRIMLPOFFSETP : Trim for PMOS differential pairs
bits : 8 - 12 (5 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.