\n
address_offset : 0x0 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection :
CRC Data register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LL : CRC Low Lower Byte
bits : 0 - 7 (8 bit)
access : read-write
LU : CRC Low Upper Byte
bits : 8 - 15 (8 bit)
access : read-write
HL : CRC High Lower Byte
bits : 16 - 23 (8 bit)
access : read-write
HU : CRC High Upper Byte
bits : 24 - 31 (8 bit)
access : read-write
CRC_DATAL register.
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATAL : DATAL stores the lower 16 bits of the 16/32 bit CRC
bits : 0 - 15 (16 bit)
access : read-write
CRC_DATALL register.
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATALL : CRCLL stores the first 8 bits of the 32 bit DATA
bits : 0 - 7 (8 bit)
access : read-write
CRC_DATALU register.
address_offset : 0x1 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATALU : DATALL stores the second 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write
CRC_DATAH register.
address_offset : 0x2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATAH : DATAH stores the high 16 bits of the 16/32 bit CRC
bits : 0 - 15 (16 bit)
access : read-write
CRC_DATAHL register.
address_offset : 0x2 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATAHL : DATAHL stores the third 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write
CRC_DATAHU register.
address_offset : 0x3 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATAHU : DATAHU stores the fourth 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write
CRC Polynomial register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LOW : Low Polynominal Half-word
bits : 0 - 15 (16 bit)
access : read-write
HIGH : High Polynominal Half-word
bits : 16 - 31 (16 bit)
access : read-write
CRC Control register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TCRC : TCRC
bits : 24 - 24 (1 bit)
access : read-write
Enumeration:
#0 : 0
16-bit CRC protocol.
#1 : 1
32-bit CRC protocol.
End of enumeration elements list.
WAS : Write CRC Data Register As Seed
bits : 25 - 25 (1 bit)
access : read-write
Enumeration:
#0 : 0
Writes to the CRC data register are data values.
#1 : 1
Writes to the CRC data register are seed values.
End of enumeration elements list.
FXOR : Complement Read Of CRC Data Register
bits : 26 - 26 (1 bit)
access : read-write
Enumeration:
#0 : 0
No XOR on reading.
#1 : 1
Invert or complement the read value of the CRC Data register.
End of enumeration elements list.
TOTR : Type Of Transpose For Read
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
#00 : 00
No transposition.
#01 : 01
Bits in bytes are transposed bytes are not transposed.
#10 : 10
Both bits in bytes and bytes are transposed.
#11 : 11
Only bytes are transposed no bits in a byte are transposed.
End of enumeration elements list.
TOT : Type Of Transpose For Writes
bits : 30 - 31 (2 bit)
access : read-write
Enumeration:
#00 : 00
No transposition.
#01 : 01
Bits in bytes are transposed bytes are not transposed.
#10 : 10
Both bits in bytes and bytes are transposed.
#11 : 11
Only bytes are transposed no bits in a byte are transposed.
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.