\n
address_offset : 0x0 Bytes (0x0)
size : 0x114 byte (0x0)
mem_usage : registers
protection :
ERM Configuration Register 0
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ENCIE1 : ENCIE1
bits : 26 - 26 (1 bit)
access : read-write
Enumeration:
#0 : 0
Interrupt notification of Memory 1 non-correctable error events is disabled.
#1 : 1
Interrupt notification of Memory 1 non-correctable error events is enabled.
End of enumeration elements list.
ESCIE1 : ESCIE1
bits : 27 - 27 (1 bit)
access : read-write
Enumeration:
#0 : 0
Interrupt notification of Memory 1 single-bit correction events is disabled.
#1 : 1
Interrupt notification of Memory 1 single-bit correction events is enabled.
End of enumeration elements list.
ENCIE0 : ENCIE0
bits : 30 - 30 (1 bit)
access : read-write
Enumeration:
#0 : 0
Interrupt notification of Memory 0 non-correctable error events is disabled.
#1 : 1
Interrupt notification of Memory 0 non-correctable error events is enabled.
End of enumeration elements list.
ESCIE0 : ESCIE0
bits : 31 - 31 (1 bit)
access : read-write
Enumeration:
#0 : 0
Interrupt notification of Memory 0 single-bit correction events is disabled.
#1 : 1
Interrupt notification of Memory 0 single-bit correction events is enabled.
End of enumeration elements list.
ERM Status Register 0
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
NCE1 : NCE1
bits : 26 - 26 (1 bit)
access : read-write
Enumeration:
#0 : 0
No non-correctable error event on Memory 1 detected
#1 : 1
Non-correctable error event on Memory 1 detected
End of enumeration elements list.
SBC1 : SBC1
bits : 27 - 27 (1 bit)
access : read-write
Enumeration:
#0 : 0
No single-bit correction event on Memory 1 detected
#1 : 1
Single-bit correction event on Memory 1 detected
End of enumeration elements list.
NCE0 : NCE0
bits : 30 - 30 (1 bit)
access : read-write
Enumeration:
#0 : 0
No non-correctable error event on Memory 0 detected
#1 : 1
Non-correctable error event on Memory 0 detected
End of enumeration elements list.
SBC0 : SBC0
bits : 31 - 31 (1 bit)
access : read-write
Enumeration:
#0 : 0
No single-bit correction event on Memory 0 detected
#1 : 1
Single-bit correction event on Memory 0 detected
End of enumeration elements list.
ERM Memory n Error Address Register
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EAR : EAR
bits : 0 - 31 (32 bit)
access : read-only
ERM Memory n Error Address Register
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EAR : EAR
bits : 0 - 31 (32 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.