\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection :
IPVERSION
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IPVERSION : IPVERSION
bits : 0 - 31 (32 bit)
access : read-only
EM23 Configurations
address_offset : 0x10 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IPKVAL : EM23 Peak Current Setting
bits : 0 - 3 (4 bit)
access : read-write
Enumeration:
3 : Load36mA
Ipeak = 90mA, IL = 36mA
4 : Load40mA
Ipeak = 100mA, IL = 40mA
5 : Load44mA
Ipeak = 110mA, IL = 44mA
6 : Load48mA
Ipeak = 120mA, IL = 48mA
7 : Load52mA
Ipeak = 130mA, IL = 52mA
8 : Load56mA
Ipeak = 140mA, IL = 56mA
9 : Load60mA
Ipeak = 150mA, IL = 60mA
End of enumeration elements list.
DRVSPEED : EM23 Drive Speed Setting
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : BEST_EMI
Lowest Efficiency, Lowest EMI.. Small decrease in efficiency from default setting
1 : DEFAULT_SETTING
Default Efficiency, Acceptable EMI level
2 : INTERMEDIATE
Small increase in efficiency from the default setting
3 : BEST_EFFICIENCY
Highest Efficiency, Highest EMI.. Small increase in efficiency from INTERMEDIATE setting
End of enumeration elements list.
PFMX Control Register
address_offset : 0x20 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IPKVAL : PFMX mode Peak Current Setting
bits : 0 - 3 (4 bit)
access : read-write
IPKTMAXCTRL : Ton_max timeout control
bits : 8 - 12 (5 bit)
access : read-write
Interrupt Flags
address_offset : 0x28 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BYPSW : Bypass Switch Enabled
bits : 0 - 0 (1 bit)
access : read-write
WARM : DCDC Warmup Time Done
bits : 1 - 1 (1 bit)
access : read-write
RUNNING : DCDC Running
bits : 2 - 2 (1 bit)
access : read-write
VREGINLOW : VREGIN below threshold
bits : 3 - 3 (1 bit)
access : read-write
VREGINHIGH : VREGIN above threshold
bits : 4 - 4 (1 bit)
access : read-write
REGULATION : DCDC in regulation
bits : 5 - 5 (1 bit)
access : read-write
TMAX : Ton_max Timeout Reached
bits : 6 - 6 (1 bit)
access : read-write
EM4ERR : EM4 Entry Request Error
bits : 7 - 7 (1 bit)
access : read-write
PPMODE : Entered Pulse Pairing mode
bits : 8 - 8 (1 bit)
access : read-write
PFMXMODE : Entered PFMX mode
bits : 9 - 9 (1 bit)
access : read-write
Interrupt Enable
address_offset : 0x2C Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BYPSW : Bypass Switch Enabled Interrupt Enable
bits : 0 - 0 (1 bit)
access : read-write
WARM : DCDC Warmup Time Done Interrupt Enable
bits : 1 - 1 (1 bit)
access : read-write
RUNNING : DCDC Running Interrupt Enable
bits : 2 - 2 (1 bit)
access : read-write
VREGINLOW : VREGIN below threshold Interrupt Enable
bits : 3 - 3 (1 bit)
access : read-write
VREGINHIGH : VREGIN above threshold Interrupt Enable
bits : 4 - 4 (1 bit)
access : read-write
REGULATION : DCDC in Regulation Interrupt Enable
bits : 5 - 5 (1 bit)
access : read-write
TMAX : Ton_max Timeout Interrupt Enable
bits : 6 - 6 (1 bit)
access : read-write
EM4ERR : EM4 Entry Req Interrupt Enable
bits : 7 - 7 (1 bit)
access : read-write
PPMODE : Pulse Pairing Mode Interrupt Enable
bits : 8 - 8 (1 bit)
access : read-write
PFMXMODE : PFMX Mode Interrupt Enable
bits : 9 - 9 (1 bit)
access : read-write
DCDC Status Register
address_offset : 0x30 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BYPSW : Bypass Switch is currently enabled
bits : 0 - 0 (1 bit)
access : read-only
WARM : DCDC Warmup Done
bits : 1 - 1 (1 bit)
access : read-only
RUNNING : DCDC is running
bits : 2 - 2 (1 bit)
access : read-only
VREGIN : VREGIN comparator status
bits : 3 - 3 (1 bit)
access : read-only
BYPCMPOUT : Bypass Comparator Output
bits : 4 - 4 (1 bit)
access : read-only
PPMODE : DCDC in pulse-pairing mode
bits : 8 - 8 (1 bit)
access : read-only
PFMXMODE : DCDC in PFMX mode
bits : 9 - 9 (1 bit)
access : read-only
Syncbusy Status Register
address_offset : 0x34 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CTRL : CTRL Sync Busy Status
bits : 0 - 0 (1 bit)
access : read-only
EM01CTRL0 : EM01CTRL0 Sync Busy Status
bits : 1 - 1 (1 bit)
access : read-only
EM01CTRL1 : EM01CTRL1 Sync Bust Status
bits : 2 - 2 (1 bit)
access : read-only
EM23CTRL0 : EM23CTRL0 Sync Busy Status
bits : 3 - 3 (1 bit)
access : read-only
PFMXCTRL : PFMXCTRL Sync Busy Status
bits : 7 - 7 (1 bit)
access : read-only
Control
address_offset : 0x4 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MODE : DCDC/Bypass Mode Control
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : BYPASS
DCDC is OFF, bypass switch is enabled
1 : DCDCREGULATION
Request DCDC regulation, bypass switch disabled
End of enumeration elements list.
IPKTMAXCTRL : Ton_max timeout control
bits : 4 - 8 (5 bit)
access : read-write
No Description
address_offset : 0x40 Bytes (0x0)
size : -1 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
LOCKKEY : Configuration Lock Key
bits : 0 - 15 (16 bit)
access : write-only
Enumeration:
43981 : UNLOCKKEY
End of enumeration elements list.
No Description
address_offset : 0x44 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
LOCK : Lock Status
bits : 0 - 0 (1 bit)
access : read-only
Enumeration:
0 : UNLOCKED
Unlocked State
1 : LOCKED
LOCKED STATE
End of enumeration elements list.
EM01 Configurations
address_offset : 0x8 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IPKVAL : EM01 Peak Current Setting
bits : 0 - 3 (4 bit)
access : read-write
Enumeration:
3 : Load36mA
Ipeak = 90mA, IL = 36mA
4 : Load40mA
Ipeak = 100mA, IL = 40mA
5 : Load44mA
Ipeak = 110mA, IL = 44mA
6 : Load48mA
Ipeak = 120mA, IL = 48mA
7 : Load52mA
Ipeak = 130mA, IL = 52mA
8 : Load56mA
Ipeak = 140mA, IL = 56mA
9 : Load60mA
Ipeak = 150mA, IL = 60mA
End of enumeration elements list.
DRVSPEED : EM01 Drive Speed Setting
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : BEST_EMI
Lowest Efficiency, Lowest EMI.. Small decrease in efficiency from default setting
1 : DEFAULT_SETTING
Default Efficiency, Acceptable EMI level
2 : INTERMEDIATE
Small increase in efficiency from the default setting
3 : BEST_EFFICIENCY
Highest Efficiency, Highest EMI.. Small increase in efficiency from INTERMEDIATE setting
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.