\n
address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection :
Control
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ENABLE : Enable
bits : 1 - 1 (1 bit)
WEN : Watchdog Timer Window Mode Enable
bits : 2 - 2 (1 bit)
ALWAYSON : Always-On
bits : 7 - 7 (1 bit)
Configuration
address_offset : 0x1 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PER : Time-Out Period
bits : 0 - 3 (4 bit)
Enumeration: PERSelect
0x0 : 8
8 clock cycles
0x1 : 16
16 clock cycles
0x2 : 32
32 clock cycles
0x3 : 64
64 clock cycles
0x4 : 128
128 clock cycles
0x5 : 256
256 clock cycles
0x6 : 512
512 clock cycles
0x7 : 1K
1024 clock cycles
0x8 : 2K
2048 clock cycles
0x9 : 4K
4096 clock cycles
0xa : 8K
8192 clock cycles
0xb : 16K
16384 clock cycles
End of enumeration elements list.
WINDOW : Window Mode Time-Out Period
bits : 4 - 7 (4 bit)
Enumeration: WINDOWSelect
0x0 : 8
8 clock cycles
0x1 : 16
16 clock cycles
0x2 : 32
32 clock cycles
0x3 : 64
64 clock cycles
0x4 : 128
128 clock cycles
0x5 : 256
256 clock cycles
0x6 : 512
512 clock cycles
0x7 : 1K
1024 clock cycles
0x8 : 2K
2048 clock cycles
0x9 : 4K
4096 clock cycles
0xa : 8K
8192 clock cycles
0xb : 16K
16384 clock cycles
End of enumeration elements list.
Early Warning Interrupt Control
address_offset : 0x2 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EWOFFSET : Early Warning Interrupt Time Offset
bits : 0 - 3 (4 bit)
Enumeration: EWOFFSETSelect
0x0 : 8
8 clock cycles
0x1 : 16
16 clock cycles
0x2 : 32
32 clock cycles
0x3 : 64
64 clock cycles
0x4 : 128
128 clock cycles
0x5 : 256
256 clock cycles
0x6 : 512
512 clock cycles
0x7 : 1K
1024 clock cycles
0x8 : 2K
2048 clock cycles
0x9 : 4K
4096 clock cycles
0xa : 8K
8192 clock cycles
0xb : 16K
16384 clock cycles
End of enumeration elements list.
Interrupt Enable Clear
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EW : Early Warning Interrupt Enable
bits : 0 - 0 (1 bit)
Interrupt Enable Set
address_offset : 0x5 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EW : Early Warning Interrupt Enable
bits : 0 - 0 (1 bit)
Interrupt Flag Status and Clear
address_offset : 0x6 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EW : Early Warning
bits : 0 - 0 (1 bit)
Status
address_offset : 0x7 Bytes (0x0)
size : 8 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SYNCBUSY : Synchronization Busy
bits : 7 - 7 (1 bit)
access : read-only
Clear
address_offset : 0x8 Bytes (0x0)
size : 8 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
CLEAR : Watchdog Clear
bits : 0 - 7 (8 bit)
access : write-only
Enumeration: CLEARSelect
0xa5 : KEY
Clear Key
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.