\n
address_offset : 0x0 Bytes (0x0)
size : 0x58 byte (0x0)
mem_usage : registers
protection : not protected
Configuration Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WBDIS : Write Back Disable
bits : 0 - 0 (1 bit)
EOMDIS : End of Monitoring Disable
bits : 1 - 1 (1 bit)
SLBDIS : Secondary List Branching Disable
bits : 2 - 2 (1 bit)
BBC : Bus Burden Control
bits : 4 - 7 (4 bit)
ASCD : Automatic Switch To Compare Digest
bits : 8 - 8 (1 bit)
DUALBUFF : Dual Input Buffer
bits : 9 - 9 (1 bit)
UIHASH : User Initial Hash Value
bits : 12 - 12 (1 bit)
UALGO : User SHA Algorithm
bits : 13 - 15 (3 bit)
Enumeration: UALGOSelect
0x0 : SHA1
SHA1 algorithm processed
0x1 : SHA256
SHA256 algorithm processed
0x4 : SHA224
SHA224 algorithm processed
End of enumeration elements list.
HAPROT : Region Hash Area Protection
bits : 16 - 21 (6 bit)
DAPROT : Region Descriptor Area Protection
bits : 24 - 29 (6 bit)
Interrupt Enable Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
RHC : Region Hash Completed Interrupt Enable
bits : 0 - 3 (4 bit)
RDM : Region Digest Mismatch Interrupt Enable
bits : 4 - 7 (4 bit)
RBE : Region Bus Error Interrupt Enable
bits : 8 - 11 (4 bit)
RWC : Region Wrap Condition detected Interrupt Enable
bits : 12 - 15 (4 bit)
REC : Region End bit Condition Detected Interrupt Enable
bits : 16 - 19 (4 bit)
RSU : Region Status Updated Interrupt Disable
bits : 20 - 23 (4 bit)
URAD : Undefined Register Access Detection Interrupt Enable
bits : 24 - 24 (1 bit)
User Initial Hash Value 0 Register 0
address_offset : 0x130 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
Interrupt Disable Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
RHC : Region Hash Completed Interrupt Disable
bits : 0 - 3 (4 bit)
RDM : Region Digest Mismatch Interrupt Disable
bits : 4 - 7 (4 bit)
RBE : Region Bus Error Interrupt Disable
bits : 8 - 11 (4 bit)
RWC : Region Wrap Condition Detected Interrupt Disable
bits : 12 - 15 (4 bit)
REC : Region End bit Condition detected Interrupt Disable
bits : 16 - 19 (4 bit)
RSU : Region Status Updated Interrupt Disable
bits : 20 - 23 (4 bit)
URAD : Undefined Register Access Detection Interrupt Disable
bits : 24 - 24 (1 bit)
User Initial Hash Value 0 Register 0
address_offset : 0x178 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
Interrupt Mask Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RHC : Region Hash Completed Interrupt Mask
bits : 0 - 3 (4 bit)
RDM : Region Digest Mismatch Interrupt Mask
bits : 4 - 7 (4 bit)
RBE : Region Bus Error Interrupt Mask
bits : 8 - 11 (4 bit)
RWC : Region Wrap Condition Detected Interrupt Mask
bits : 12 - 15 (4 bit)
REC : Region End bit Condition Detected Interrupt Mask
bits : 16 - 19 (4 bit)
RSU : Region Status Updated Interrupt Mask
bits : 20 - 23 (4 bit)
URAD : Undefined Register Access Detection Interrupt Mask
bits : 24 - 24 (1 bit)
Interrupt Status Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RHC : Region Hash Completed
bits : 0 - 3 (4 bit)
RDM : Region Digest Mismatch
bits : 4 - 7 (4 bit)
RBE : Region Bus Error
bits : 8 - 11 (4 bit)
RWC : Region Wrap Condition Detected
bits : 12 - 15 (4 bit)
REC : Region End bit Condition Detected
bits : 16 - 19 (4 bit)
RSU : Region Status Updated Detected
bits : 20 - 23 (4 bit)
URAD : Undefined Register Access Detection Status
bits : 24 - 24 (1 bit)
User Initial Hash Value 0 Register 0
address_offset : 0x1C4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
Undefined Access Status Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
URAT : Undefined Register Access Trace
bits : 0 - 2 (3 bit)
Enumeration: URATSelect
0x0 : UNSPEC_STRUCT_MEMBER
Unspecified structure member set to one detected when the descriptor is loaded.
0x1 : ICM_CFG_MODIFIED
ICM_CFG modified during active monitoring.
0x2 : ICM_DSCR_MODIFIED
ICM_DSCR modified during active monitoring.
0x3 : ICM_HASH_MODIFIED
ICM_HASH modified during active monitoring
0x4 : READ_ACCESS
Write-only register read access
End of enumeration elements list.
User Initial Hash Value 0 Register 0
address_offset : 0x214 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
User Initial Hash Value 0 Register 0
address_offset : 0x268 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
Region Descriptor Area Start Address Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DASA : Descriptor Area Start Address
bits : 6 - 31 (26 bit)
Region Hash Area Start Address Register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HASA : Hash Area Start Address
bits : 7 - 31 (25 bit)
User Initial Hash Value 0 Register 0
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
User Initial Hash Value 0 Register 0
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
ENABLE : ICM Enable
bits : 0 - 0 (1 bit)
DISABLE : ICM Disable Register
bits : 1 - 1 (1 bit)
SWRST : Software Reset
bits : 2 - 2 (1 bit)
REHASH : Recompute Internal Hash
bits : 4 - 7 (4 bit)
RMDIS : Region Monitoring Disable
bits : 8 - 11 (4 bit)
RMEN : Region Monitoring Enable
bits : 12 - 15 (4 bit)
User Initial Hash Value 0 Register 0
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
User Initial Hash Value 0 Register 0
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
User Initial Hash Value 0 Register 0
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
User Initial Hash Value 0 Register 0
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
User Initial Hash Value 0 Register 0
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
User Initial Hash Value 0 Register 0
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
User Initial Hash Value 0 Register 0
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
Status Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ENABLE : ICM Controller Enable Register
bits : 0 - 0 (1 bit)
RAWRMDIS : Region Monitoring Disabled Raw Status
bits : 8 - 11 (4 bit)
RMDIS : Region Monitoring Disabled Status
bits : 12 - 15 (4 bit)
User Initial Hash Value 0 Register 0
address_offset : 0xAC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
User Initial Hash Value 0 Register 0
address_offset : 0xEC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
VAL : Initial Hash Value
bits : 0 - 31 (32 bit)
Address Size Register
address_offset : 0xEC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
ADDRSIZE : Peripheral Bus Address Area Size
bits : 0 - 15 (16 bit)
access : read-only
IP Name 1 Register
address_offset : 0xF0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
IPNAME : IP Name in ASCII Format
bits : 0 - 31 (32 bit)
access : read-only
IP Name 1 Register
address_offset : 0xF4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
IPNAME : IP Name in ASCII Format
bits : 0 - 31 (32 bit)
access : read-only
Feature Register
address_offset : 0xF8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
CFGALGO : Configurable Algorithms
bits : 0 - 0 (1 bit)
access : read-only
RFU : Reserved for Future Use
bits : 1 - 1 (1 bit)
access : read-only
CFGPP : Configurable Processing Period
bits : 2 - 2 (1 bit)
access : read-only
HDPP : Hardcoded Processing Period
bits : 3 - 3 (1 bit)
access : read-only
PDC : Peripheral DMA Logic
bits : 4 - 4 (1 bit)
access : read-only
NAIS : No Access to Intermediate State
bits : 5 - 5 (1 bit)
access : read-only
EF : Embedded LFSR
bits : 6 - 6 (1 bit)
access : read-only
SI : Scan Intrusion
bits : 7 - 7 (1 bit)
access : read-only
BTYP : Bridge Type
bits : 8 - 8 (1 bit)
access : read-only
PDCOFF0C : PDC Offset is 0x0C
bits : 9 - 9 (1 bit)
access : read-only
HSHA1 : SHA1 Hardcoded Mode
bits : 16 - 16 (1 bit)
access : read-only
HSHA224 : SHA224 Hardcoded Mode
bits : 17 - 17 (1 bit)
access : read-only
HSHA256 : SHA256 Hardcoded Mode
bits : 18 - 18 (1 bit)
access : read-only
HSHA384 : SHA384 Hardcoded Mode
bits : 19 - 19 (1 bit)
access : read-only
HSHA512 : SHA512 Hardcoded Mode
bits : 20 - 20 (1 bit)
access : read-only
Version Register
address_offset : 0xFC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
VERSION : Version of the Hardware Module
bits : 0 - 11 (12 bit)
access : read-only
MFN : Metal Fix Number
bits : 16 - 18 (3 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.