\n

EFUSE

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x2C byte (0x0)
mem_usage : registers
protection : not protected

Registers

CTL

CMD

SEQ_DEFAULT

SEQ_READ_CTL_0

SEQ_READ_CTL_1

SEQ_READ_CTL_2

SEQ_READ_CTL_3

SEQ_READ_CTL_4

SEQ_READ_CTL_5

SEQ_PROGRAM_CTL_0

SEQ_PROGRAM_CTL_1

SEQ_PROGRAM_CTL_2

SEQ_PROGRAM_CTL_3

SEQ_PROGRAM_CTL_4

SEQ_PROGRAM_CTL_5


CTL

Control
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTL CTL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ENABLED

ENABLED : IP enable: '0': Disabled. All non-retention registers (command and status registers) are reset to their default value when the IP is disabled. All retention registers retain their value when the IP is disabled. '1': Enabled.
bits : 31 - 62 (32 bit)
access : read-write


CMD

Command
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CMD CMD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BIT_DATA BIT_ADDR BYTE_ADDR MACRO_ADDR START

BIT_DATA : Bit data. This field specifies the bit value that is to be programmed into the eFUSE macro array. The address of the bit is specified by the BIT_ADDR, BYTE_ADDR, and MACRO_ADDR fields. This bit is a don't care for the MXS40 Macro.
bits : 0 - 0 (1 bit)
access : read-write

BIT_ADDR : Bit address. This field specifies a bit within a Byte.
bits : 4 - 10 (7 bit)
access : read-write

BYTE_ADDR : Byte address. This field specifies a Byte within a eFUSE macro (each macro has 32 B).
bits : 8 - 20 (13 bit)
access : read-write

MACRO_ADDR : Macro address. This field specifies an eFUSE macro.
bits : 16 - 35 (20 bit)
access : read-write

START : FW sets this field to '1' to start a program operation. HW sets this field to '0' to indicate that the operation has completed. Note: it is good practice to verify the result of a program operation by reading back a programmed eFUSE memory location. Programming can only change an eFUSE memory bit from '0' to '1'; i.e. a programming operation is a 'one-off' operation for each eFUSE memory bit: once a bit is changed to '1', it can NEVER be changed back to '0' as a hardware fuse is blown. Programming a memory bit to '1' requires blowing a fuse and requires an eFUSE macro operation. Therefore, this programmiong operation takes time (as specified by the SEQ_PROGRAM_CTL reguisters). Programming amemory bit to '0' does not require an eFUSE macro operation (it is the default eFUSE macro state). Therefore, this programming operation is almost instantaneous. Note: during a program operation, a read operation can not be performed. An AHB-Lite read transfer to the eFUSE memory during a program operation results in an AHB-Lite bus error.
bits : 31 - 62 (32 bit)
access : read-write


SEQ_DEFAULT

Sequencer Default value
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEQ_DEFAULT SEQ_DEFAULT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STROBE_A STROBE_B STROBE_C STROBE_D STROBE_E STROBE_F STROBE_G

STROBE_A : Specifies value of eFUSE control signal strobe_f
bits : 16 - 32 (17 bit)
access : read-write

STROBE_B : Specifies value of eFUSEcontrol signal strobe_b
bits : 17 - 34 (18 bit)
access : read-write

STROBE_C : Specifies value of eFUSE control signal strobe_c
bits : 18 - 36 (19 bit)
access : read-write

STROBE_D : Specifies value of eFUSE control signal strobe_d
bits : 19 - 38 (20 bit)
access : read-write

STROBE_E : Specifies value of eFUSE control signal strobe_e
bits : 20 - 40 (21 bit)
access : read-write

STROBE_F : Specifies value of eFUSE control signal strobe_f
bits : 21 - 42 (22 bit)
access : read-write

STROBE_G : Specifies value of eFUSE control signal strobe_g
bits : 22 - 44 (23 bit)
access : read-write


SEQ_READ_CTL_0

Sequencer read control 0
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEQ_READ_CTL_0 SEQ_READ_CTL_0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CYCLES STROBE_A STROBE_B STROBE_C STROBE_D STROBE_E STROBE_F STROBE_G DONE

CYCLES : Number of IP clock cycles (minus 1). This field is in the range of [0, 1023], allowing for a time of [1, 1024] IP clock cycles.
bits : 0 - 9 (10 bit)
access : read-write

STROBE_A : Specifies value of eFUSE control signal strobe_f
bits : 16 - 32 (17 bit)
access : read-write

STROBE_B : Specifies value of eFUSEcontrol signal strobe_b
bits : 17 - 34 (18 bit)
access : read-write

STROBE_C : Specifies value of eFUSE control signal strobe_c
bits : 18 - 36 (19 bit)
access : read-write

STROBE_D : Specifies value of eFUSE control signal strobe_d
bits : 19 - 38 (20 bit)
access : read-write

STROBE_E : Specifies value of eFUSE control signal strobe_e
bits : 20 - 40 (21 bit)
access : read-write

STROBE_F : Specifies value of eFUSE control signal strobe_f
bits : 21 - 42 (22 bit)
access : read-write

STROBE_G : Specifies value of eFUSE control signal strobe_g
bits : 22 - 44 (23 bit)
access : read-write

DONE : When set to 1 indicates that the Read cycle ends when the current cycle count reaches 0.
bits : 31 - 62 (32 bit)
access : read-write


SEQ_READ_CTL_1

Sequencer read control 1
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEQ_READ_CTL_1 SEQ_READ_CTL_1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CYCLES STROBE_A STROBE_B STROBE_C STROBE_D STROBE_E STROBE_F STROBE_G DONE

CYCLES : Number of IP clock cycles (minus 1). This field is in the range of [0, 1023], allowing for a time of [1, 1024] IP clock cycles.
bits : 0 - 9 (10 bit)
access : read-write

STROBE_A : Specifies value of eFUSE control signal strobe_f
bits : 16 - 32 (17 bit)
access : read-write

STROBE_B : Specifies value of eFUSEcontrol signal strobe_b
bits : 17 - 34 (18 bit)
access : read-write

STROBE_C : Specifies value of eFUSE control signal strobe_c
bits : 18 - 36 (19 bit)
access : read-write

STROBE_D : Specifies value of eFUSE control signal strobe_d
bits : 19 - 38 (20 bit)
access : read-write

STROBE_E : Specifies value of eFUSE control signal strobe_e
bits : 20 - 40 (21 bit)
access : read-write

STROBE_F : Specifies value of eFUSE control signal strobe_f
bits : 21 - 42 (22 bit)
access : read-write

STROBE_G : Specifies value of eFUSE control signal strobe_g
bits : 22 - 44 (23 bit)
access : read-write

DONE : When set to 1 indicates that the Read cycle ends when the current cycle count reaches 0.
bits : 31 - 62 (32 bit)
access : read-write


SEQ_READ_CTL_2

Sequencer read control 2
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEQ_READ_CTL_2 SEQ_READ_CTL_2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CYCLES STROBE_A STROBE_B STROBE_C STROBE_D STROBE_E STROBE_F STROBE_G DONE

CYCLES : Number of IP clock cycles (minus 1). This field is in the range of [0, 1023], allowing for a time of [1, 1024] IP clock cycles.
bits : 0 - 9 (10 bit)
access : read-write

STROBE_A : Specifies value of eFUSE control signal strobe_f
bits : 16 - 32 (17 bit)
access : read-write

STROBE_B : Specifies value of eFUSEcontrol signal strobe_b
bits : 17 - 34 (18 bit)
access : read-write

STROBE_C : Specifies value of eFUSE control signal strobe_c
bits : 18 - 36 (19 bit)
access : read-write

STROBE_D : Specifies value of eFUSE control signal strobe_d
bits : 19 - 38 (20 bit)
access : read-write

STROBE_E : Specifies value of eFUSE control signal strobe_e
bits : 20 - 40 (21 bit)
access : read-write

STROBE_F : Specifies value of eFUSE control signal strobe_f
bits : 21 - 42 (22 bit)
access : read-write

STROBE_G : Specifies value of eFUSE control signal strobe_g
bits : 22 - 44 (23 bit)
access : read-write

DONE : When set to 1 indicates that the Read cycle ends when the current cycle count reaches 0.
bits : 31 - 62 (32 bit)
access : read-write


SEQ_READ_CTL_3

Sequencer read control 3
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEQ_READ_CTL_3 SEQ_READ_CTL_3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CYCLES STROBE_A STROBE_B STROBE_C STROBE_D STROBE_E STROBE_F STROBE_G DONE

CYCLES : Number of IP clock cycles (minus 1). This field is in the range of [0, 1023], allowing for a time of [1, 1024] IP clock cycles.
bits : 0 - 9 (10 bit)
access : read-write

STROBE_A : Specifies value of eFUSE control signal strobe_f
bits : 16 - 32 (17 bit)
access : read-write

STROBE_B : Specifies value of eFUSEcontrol signal strobe_b
bits : 17 - 34 (18 bit)
access : read-write

STROBE_C : Specifies value of eFUSE control signal strobe_c
bits : 18 - 36 (19 bit)
access : read-write

STROBE_D : Specifies value of eFUSE control signal strobe_d
bits : 19 - 38 (20 bit)
access : read-write

STROBE_E : Specifies value of eFUSE control signal strobe_e
bits : 20 - 40 (21 bit)
access : read-write

STROBE_F : Specifies value of eFUSE control signal strobe_f
bits : 21 - 42 (22 bit)
access : read-write

STROBE_G : Specifies value of eFUSE control signal strobe_g
bits : 22 - 44 (23 bit)
access : read-write

DONE : When set to 1 indicates that the Read cycle ends when the current cycle count reaches 0.
bits : 31 - 62 (32 bit)
access : read-write


SEQ_READ_CTL_4

Sequencer read control 4
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEQ_READ_CTL_4 SEQ_READ_CTL_4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CYCLES STROBE_A STROBE_B STROBE_C STROBE_D STROBE_E STROBE_F STROBE_G DONE

CYCLES : Number of IP clock cycles (minus 1). This field is in the range of [0, 1023], allowing for a time of [1, 1024] IP clock cycles.
bits : 0 - 9 (10 bit)
access : read-write

STROBE_A : Specifies value of eFUSE control signal strobe_f
bits : 16 - 32 (17 bit)
access : read-write

STROBE_B : Specifies value of eFUSEcontrol signal strobe_b
bits : 17 - 34 (18 bit)
access : read-write

STROBE_C : Specifies value of eFUSE control signal strobe_c
bits : 18 - 36 (19 bit)
access : read-write

STROBE_D : Specifies value of eFUSE control signal strobe_d
bits : 19 - 38 (20 bit)
access : read-write

STROBE_E : Specifies value of eFUSE control signal strobe_e
bits : 20 - 40 (21 bit)
access : read-write

STROBE_F : Specifies value of eFUSE control signal strobe_f
bits : 21 - 42 (22 bit)
access : read-write

STROBE_G : Specifies value of eFUSE control signal strobe_g
bits : 22 - 44 (23 bit)
access : read-write

DONE : When set to 1 indicates that the Read cycle ends when the current cycle count reaches 0.
bits : 31 - 62 (32 bit)
access : read-write


SEQ_READ_CTL_5

Sequencer read control 5
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEQ_READ_CTL_5 SEQ_READ_CTL_5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CYCLES STROBE_A STROBE_B STROBE_C STROBE_D STROBE_E STROBE_F STROBE_G DONE

CYCLES : Number of IP clock cycles (minus 1). This field is in the range of [0, 1023], allowing for a time of [1, 1024] IP clock cycles.
bits : 0 - 9 (10 bit)
access : read-write

STROBE_A : Specifies value of eFUSE control signal strobe_f
bits : 16 - 32 (17 bit)
access : read-write

STROBE_B : Specifies value of eFUSEcontrol signal strobe_b
bits : 17 - 34 (18 bit)
access : read-write

STROBE_C : Specifies value of eFUSE control signal strobe_c
bits : 18 - 36 (19 bit)
access : read-write

STROBE_D : Specifies value of eFUSE control signal strobe_d
bits : 19 - 38 (20 bit)
access : read-write

STROBE_E : Specifies value of eFUSE control signal strobe_e
bits : 20 - 40 (21 bit)
access : read-write

STROBE_F : Specifies value of eFUSE control signal strobe_f
bits : 21 - 42 (22 bit)
access : read-write

STROBE_G : Specifies value of eFUSE control signal strobe_g
bits : 22 - 44 (23 bit)
access : read-write

DONE : When set to 1 indicates that the Read cycle ends when the current cycle count reaches 0.
bits : 31 - 62 (32 bit)
access : read-write


SEQ_PROGRAM_CTL_0

Sequencer program control 0
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEQ_PROGRAM_CTL_0 SEQ_PROGRAM_CTL_0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CYCLES STROBE_A STROBE_B STROBE_C STROBE_D STROBE_E STROBE_F STROBE_G DONE

CYCLES : Number of IP clock cycles (minus 1). This field is in the range of [0, 1023], allowing for a time of [1, 1024] IP clock cycles.
bits : 0 - 9 (10 bit)
access : read-write

STROBE_A : Specifies value of eFUSE control signal strobe_a
bits : 16 - 32 (17 bit)
access : read-write

STROBE_B : Specifies value of eFUSEcontrol signal strobe_b
bits : 17 - 34 (18 bit)
access : read-write

STROBE_C : Specifies value of eFUSE control signal strobe_c
bits : 18 - 36 (19 bit)
access : read-write

STROBE_D : Specifies value of eFUSE control signal strobe_d
bits : 19 - 38 (20 bit)
access : read-write

STROBE_E : Specifies value of eFUSE control signal strobe_e
bits : 20 - 40 (21 bit)
access : read-write

STROBE_F : Specifies value of eFUSE control signal strobe_f
bits : 21 - 42 (22 bit)
access : read-write

STROBE_G : Specifies value of eFUSE control signal strobe_g
bits : 22 - 44 (23 bit)
access : read-write

DONE : When set to 1 indicates that the Read cycle ends when the current cycle count reaches 0.
bits : 31 - 62 (32 bit)
access : read-write


SEQ_PROGRAM_CTL_1

Sequencer program control 1
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEQ_PROGRAM_CTL_1 SEQ_PROGRAM_CTL_1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CYCLES STROBE_A STROBE_B STROBE_C STROBE_D STROBE_E STROBE_F STROBE_G DONE

CYCLES : Number of IP clock cycles (minus 1). This field is in the range of [0, 1023], allowing for a time of [1, 1024] IP clock cycles.
bits : 0 - 9 (10 bit)
access : read-write

STROBE_A : Specifies value of eFUSE control signal strobe_a
bits : 16 - 32 (17 bit)
access : read-write

STROBE_B : Specifies value of eFUSEcontrol signal strobe_b
bits : 17 - 34 (18 bit)
access : read-write

STROBE_C : Specifies value of eFUSE control signal strobe_c
bits : 18 - 36 (19 bit)
access : read-write

STROBE_D : Specifies value of eFUSE control signal strobe_d
bits : 19 - 38 (20 bit)
access : read-write

STROBE_E : Specifies value of eFUSE control signal strobe_e
bits : 20 - 40 (21 bit)
access : read-write

STROBE_F : Specifies value of eFUSE control signal strobe_f
bits : 21 - 42 (22 bit)
access : read-write

STROBE_G : Specifies value of eFUSE control signal strobe_g
bits : 22 - 44 (23 bit)
access : read-write

DONE : When set to 1 indicates that the Read cycle ends when the current cycle count reaches 0.
bits : 31 - 62 (32 bit)
access : read-write


SEQ_PROGRAM_CTL_2

Sequencer program control 2
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEQ_PROGRAM_CTL_2 SEQ_PROGRAM_CTL_2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CYCLES STROBE_A STROBE_B STROBE_C STROBE_D STROBE_E STROBE_F STROBE_G DONE

CYCLES : Number of IP clock cycles (minus 1). This field is in the range of [0, 1023], allowing for a time of [1, 1024] IP clock cycles.
bits : 0 - 9 (10 bit)
access : read-write

STROBE_A : Specifies value of eFUSE control signal strobe_a
bits : 16 - 32 (17 bit)
access : read-write

STROBE_B : Specifies value of eFUSEcontrol signal strobe_b
bits : 17 - 34 (18 bit)
access : read-write

STROBE_C : Specifies value of eFUSE control signal strobe_c
bits : 18 - 36 (19 bit)
access : read-write

STROBE_D : Specifies value of eFUSE control signal strobe_d
bits : 19 - 38 (20 bit)
access : read-write

STROBE_E : Specifies value of eFUSE control signal strobe_e
bits : 20 - 40 (21 bit)
access : read-write

STROBE_F : Specifies value of eFUSE control signal strobe_f
bits : 21 - 42 (22 bit)
access : read-write

STROBE_G : Specifies value of eFUSE control signal strobe_g
bits : 22 - 44 (23 bit)
access : read-write

DONE : When set to 1 indicates that the Read cycle ends when the current cycle count reaches 0.
bits : 31 - 62 (32 bit)
access : read-write


SEQ_PROGRAM_CTL_3

Sequencer program control 3
address_offset : 0x6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEQ_PROGRAM_CTL_3 SEQ_PROGRAM_CTL_3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CYCLES STROBE_A STROBE_B STROBE_C STROBE_D STROBE_E STROBE_F STROBE_G DONE

CYCLES : Number of IP clock cycles (minus 1). This field is in the range of [0, 1023], allowing for a time of [1, 1024] IP clock cycles.
bits : 0 - 9 (10 bit)
access : read-write

STROBE_A : Specifies value of eFUSE control signal strobe_a
bits : 16 - 32 (17 bit)
access : read-write

STROBE_B : Specifies value of eFUSEcontrol signal strobe_b
bits : 17 - 34 (18 bit)
access : read-write

STROBE_C : Specifies value of eFUSE control signal strobe_c
bits : 18 - 36 (19 bit)
access : read-write

STROBE_D : Specifies value of eFUSE control signal strobe_d
bits : 19 - 38 (20 bit)
access : read-write

STROBE_E : Specifies value of eFUSE control signal strobe_e
bits : 20 - 40 (21 bit)
access : read-write

STROBE_F : Specifies value of eFUSE control signal strobe_f
bits : 21 - 42 (22 bit)
access : read-write

STROBE_G : Specifies value of eFUSE control signal strobe_g
bits : 22 - 44 (23 bit)
access : read-write

DONE : When set to 1 indicates that the Read cycle ends when the current cycle count reaches 0.
bits : 31 - 62 (32 bit)
access : read-write


SEQ_PROGRAM_CTL_4

Sequencer program control 4
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEQ_PROGRAM_CTL_4 SEQ_PROGRAM_CTL_4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CYCLES STROBE_A STROBE_B STROBE_C STROBE_D STROBE_E STROBE_F STROBE_G DONE

CYCLES : Number of IP clock cycles (minus 1). This field is in the range of [0, 1023], allowing for a time of [1, 1024] IP clock cycles.
bits : 0 - 9 (10 bit)
access : read-write

STROBE_A : Specifies value of eFUSE control signal strobe_a
bits : 16 - 32 (17 bit)
access : read-write

STROBE_B : Specifies value of eFUSEcontrol signal strobe_b
bits : 17 - 34 (18 bit)
access : read-write

STROBE_C : Specifies value of eFUSE control signal strobe_c
bits : 18 - 36 (19 bit)
access : read-write

STROBE_D : Specifies value of eFUSE control signal strobe_d
bits : 19 - 38 (20 bit)
access : read-write

STROBE_E : Specifies value of eFUSE control signal strobe_e
bits : 20 - 40 (21 bit)
access : read-write

STROBE_F : Specifies value of eFUSE control signal strobe_f
bits : 21 - 42 (22 bit)
access : read-write

STROBE_G : Specifies value of eFUSE control signal strobe_g
bits : 22 - 44 (23 bit)
access : read-write

DONE : When set to 1 indicates that the Read cycle ends when the current cycle count reaches 0.
bits : 31 - 62 (32 bit)
access : read-write


SEQ_PROGRAM_CTL_5

Sequencer program control 5
address_offset : 0x74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEQ_PROGRAM_CTL_5 SEQ_PROGRAM_CTL_5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CYCLES STROBE_A STROBE_B STROBE_C STROBE_D STROBE_E STROBE_F STROBE_G DONE

CYCLES : Number of IP clock cycles (minus 1). This field is in the range of [0, 1023], allowing for a time of [1, 1024] IP clock cycles.
bits : 0 - 9 (10 bit)
access : read-write

STROBE_A : Specifies value of eFUSE control signal strobe_a
bits : 16 - 32 (17 bit)
access : read-write

STROBE_B : Specifies value of eFUSEcontrol signal strobe_b
bits : 17 - 34 (18 bit)
access : read-write

STROBE_C : Specifies value of eFUSE control signal strobe_c
bits : 18 - 36 (19 bit)
access : read-write

STROBE_D : Specifies value of eFUSE control signal strobe_d
bits : 19 - 38 (20 bit)
access : read-write

STROBE_E : Specifies value of eFUSE control signal strobe_e
bits : 20 - 40 (21 bit)
access : read-write

STROBE_F : Specifies value of eFUSE control signal strobe_f
bits : 21 - 42 (22 bit)
access : read-write

STROBE_G : Specifies value of eFUSE control signal strobe_g
bits : 22 - 44 (23 bit)
access : read-write

DONE : When set to 1 indicates that the Read cycle ends when the current cycle count reaches 0.
bits : 31 - 62 (32 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.