\n

GPIO

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected

Registers

GPIOB_PDOR

GPIOB_PDIR

GPIOB_PDDR

GPIOB_PSOR

GPIOB_PCOR

GPIOB_PTOR


GPIOB_PDOR

Port Data Output Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOB_PDOR GPIOB_PDOR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PDO

PDO : Port Data Output
bits : 0 - 31 (32 bit)
access : read-write

Enumeration:

#0 : 0

Logic level 0 is driven on pin provided pin is configured for General Purpose Output.

#1 : 1

Logic level 1 is driven on pin provided pin is configured for General Purpose Output.

End of enumeration elements list.


GPIOB_PDIR

Port Data Input Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

GPIOB_PDIR GPIOB_PDIR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PDI

PDI : Port Data Input
bits : 0 - 31 (32 bit)
access : read-only

Enumeration:

#0 : 0

Pin logic level is logic zero or is configured for use by digital function.

#1 : 1

Pin logic level is logic one.

End of enumeration elements list.


GPIOB_PDDR

Port Data Direction Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOB_PDDR GPIOB_PDDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PDD

PDD : Port data direction
bits : 0 - 31 (32 bit)
access : read-write

Enumeration:

#0 : 0

Pin is configured as general purpose input, if configured for the GPIO function

#1 : 1

Pin is configured for general purpose output, if configured for the GPIO function

End of enumeration elements list.


GPIOB_PSOR

Port Set Output Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

GPIOB_PSOR GPIOB_PSOR write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PTSO

PTSO : Port Set Output
bits : 0 - 31 (32 bit)
access : write-only

Enumeration:

#0 : 0

Corresponding bit in PDORn does not change.

#1 : 1

Corresponding bit in PDORn is set to logic one.

End of enumeration elements list.


GPIOB_PCOR

Port Clear Output Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

GPIOB_PCOR GPIOB_PCOR write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PTCO

PTCO : Port Clear Output
bits : 0 - 31 (32 bit)
access : write-only

Enumeration:

#0 : 0

Corresponding bit in PDORn does not change.

#1 : 1

Corresponding bit in PDORn is set to logic zero.

End of enumeration elements list.


GPIOB_PTOR

Port Toggle Output Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

GPIOB_PTOR GPIOB_PTOR write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PTTO

PTTO : Port Toggle Output
bits : 0 - 31 (32 bit)
access : write-only

Enumeration:

#0 : 0

Corresponding bit in PDORn does not change.

#1 : 1

Corresponding bit in PDORn is set to the inverse of its existing logic state.

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.