\n

WDOG

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected

Registers

STCTRLH

TMROUTH

TMROUTL

RSTCNT

PRESC

STCTRLL

TOVALH

TOVALL

WINH

WINL

REFRESH

UNLOCK


STCTRLH

Watchdog Status and Control Register High
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STCTRLH STCTRLH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WDOGEN CLKSRC IRQRSTEN WINEN ALLOWUPDATE DBGEN STOPEN WAITEN STNDBYEN TESTWDOG TESTSEL BYTESEL DISTESTWDOG

WDOGEN : no description available
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

#0 : 0

WDOG is disabled.

#1 : 1

WDOG is enabled.

End of enumeration elements list.

CLKSRC : no description available
bits : 1 - 1 (1 bit)
access : read-write

Enumeration:

#0 : 0

Dedicated clock source selected as WDOG clock (LPO Oscillator).

#1 : 1

WDOG clock sourced from alternate clock source.

End of enumeration elements list.

IRQRSTEN : no description available
bits : 2 - 2 (1 bit)
access : read-write

Enumeration:

#0 : 0

WDOG time-out generates reset only.

#1 : 1

WDOG time-out initially generates an interrupt. After WCT time, it generates a reset.

End of enumeration elements list.

WINEN : no description available
bits : 3 - 3 (1 bit)
access : read-write

Enumeration:

#0 : 0

Windowing mode is disabled.

#1 : 1

Windowing mode is enabled.

End of enumeration elements list.

ALLOWUPDATE : no description available
bits : 4 - 4 (1 bit)
access : read-write

Enumeration:

#0 : 0

No further updates allowed to WDOG write once registers.

#1 : 1

WDOG write once registers can be unlocked for updating.

End of enumeration elements list.

DBGEN : no description available
bits : 5 - 5 (1 bit)
access : read-write

Enumeration:

#0 : 0

WDOG is disabled in CPU Debug mode.

#1 : 1

WDOG is enabled in CPU Debug mode.

End of enumeration elements list.

STOPEN : no description available
bits : 6 - 6 (1 bit)
access : read-write

Enumeration:

#0 : 0

WDOG is disabled in CPU stop mode.

#1 : 1

WDOG is enabled in CPU stop mode.

End of enumeration elements list.

WAITEN : no description available
bits : 7 - 7 (1 bit)
access : read-write

Enumeration:

#0 : 0

WDOG is disabled in CPU wait mode.

#1 : 1

WDOG is enabled in CPU wait mode.

End of enumeration elements list.

STNDBYEN : no description available
bits : 8 - 8 (1 bit)
access : read-write

Enumeration:

#0 : 0

WDOG is disabled in system Standby mode.

#1 : 1

WDOG is enabled in system Standby mode.

End of enumeration elements list.

TESTWDOG : no description available
bits : 10 - 10 (1 bit)
access : read-write

TESTSEL : no description available
bits : 11 - 11 (1 bit)
access : read-write

Enumeration:

#0 : 0

Quick test. The timer runs in normal operation. You can load a small time-out value to do a quick test.

#1 : 1

Byte test. Puts the timer in the byte test mode where individual bytes of the timer are enabled for operation and are compared for time-out against the corresponding byte of the programmed time-out value. Select the byte through BYTESEL[1:0] for testing.

End of enumeration elements list.

BYTESEL : no description available
bits : 12 - 13 (2 bit)
access : read-write

Enumeration:

#00 : 00

Byte 0 selected

#01 : 01

Byte 1 selected

#10 : 10

Byte 2 selected

#11 : 11

Byte 3 selected

End of enumeration elements list.

DISTESTWDOG : no description available
bits : 14 - 14 (1 bit)
access : read-write

Enumeration:

#0 : 0

WDOG functional test mode is not disabled.

#1 : 1

WDOG functional test mode is disabled permanently until reset.

End of enumeration elements list.


TMROUTH

Watchdog Timer Output Register High
address_offset : 0x10 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TMROUTH TMROUTH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TIMEROUTHIGH

TIMEROUTHIGH : no description available
bits : 0 - 15 (16 bit)
access : read-write


TMROUTL

Watchdog Timer Output Register Low
address_offset : 0x12 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TMROUTL TMROUTL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TIMEROUTLOW

TIMEROUTLOW : no description available
bits : 0 - 15 (16 bit)
access : read-write


RSTCNT

Watchdog Reset Count Register
address_offset : 0x14 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RSTCNT RSTCNT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RSTCNT

RSTCNT : no description available
bits : 0 - 15 (16 bit)
access : read-write


PRESC

Watchdog Prescaler Register
address_offset : 0x16 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PRESC PRESC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRESCVAL

PRESCVAL : no description available
bits : 8 - 10 (3 bit)
access : read-write


STCTRLL

Watchdog Status and Control Register Low
address_offset : 0x2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STCTRLL STCTRLL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INTFLG

INTFLG : no description available
bits : 15 - 15 (1 bit)
access : read-write


TOVALH

Watchdog Time-out Value Register High
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TOVALH TOVALH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TOVALHIGH

TOVALHIGH : no description available
bits : 0 - 15 (16 bit)
access : read-write


TOVALL

Watchdog Time-out Value Register Low
address_offset : 0x6 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TOVALL TOVALL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TOVALLOW

TOVALLOW : no description available
bits : 0 - 15 (16 bit)
access : read-write


WINH

Watchdog Window Register High
address_offset : 0x8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WINH WINH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WINHIGH

WINHIGH : no description available
bits : 0 - 15 (16 bit)
access : read-write


WINL

Watchdog Window Register Low
address_offset : 0xA Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WINL WINL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WINLOW

WINLOW : no description available
bits : 0 - 15 (16 bit)
access : read-write


REFRESH

Watchdog Refresh Register
address_offset : 0xC Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REFRESH REFRESH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WDOGREFRESH

WDOGREFRESH : no description available
bits : 0 - 15 (16 bit)
access : read-write


UNLOCK

Watchdog Unlock Register
address_offset : 0xE Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

UNLOCK UNLOCK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WDOGUNLOCK

WDOGUNLOCK : no description available
bits : 0 - 15 (16 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.