\n
address_offset : 0x0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
Port Data Output Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PDO : Port Data Output
bits : 0 - 31 (32 bit)
access : read-write
Enumeration:
#0 : 0
Logic level 0 is driven on pin provided pin is configured for General Purpose Output.
#1 : 1
Logic level 1 is driven on pin provided pin is configured for General Purpose Output.
End of enumeration elements list.
Port Data Output Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PDO : Port Data Output
bits : 0 - 31 (32 bit)
access : read-write
Enumeration:
#0 : 0
Logic level 0 is driven on pin provided pin is configured for General Purpose Output.
#1 : 1
Logic level 1 is driven on pin provided pin is configured for General Purpose Output.
End of enumeration elements list.
Port Data Input Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PDI : Port Data Input
bits : 0 - 31 (32 bit)
access : read-only
Enumeration:
#0 : 0
Pin logic level is logic zero or is configured for use by digital function.
#1 : 1
Pin logic level is logic one.
End of enumeration elements list.
Port Data Input Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PDI : Port Data Input
bits : 0 - 31 (32 bit)
access : read-only
Enumeration:
#0 : 0
Pin logic level is logic zero or is configured for use by digital function.
#1 : 1
Pin logic level is logic one.
End of enumeration elements list.
Port Data Direction Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PDD : Port data direction
bits : 0 - 31 (32 bit)
access : read-write
Enumeration:
#0 : 0
Pin is configured as general purpose input, if configured for the GPIO function
#1 : 1
Pin is configured for general purpose output, if configured for the GPIO function
End of enumeration elements list.
Port Data Direction Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PDD : Port data direction
bits : 0 - 31 (32 bit)
access : read-write
Enumeration:
#0 : 0
Pin is configured as general purpose input, if configured for the GPIO function
#1 : 1
Pin is configured for general purpose output, if configured for the GPIO function
End of enumeration elements list.
Port Set Output Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PTSO : Port Set Output
bits : 0 - 31 (32 bit)
access : write-only
Enumeration:
#0 : 0
Corresponding bit in PDORn does not change.
#1 : 1
Corresponding bit in PDORn is set to logic one.
End of enumeration elements list.
Port Set Output Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PTSO : Port Set Output
bits : 0 - 31 (32 bit)
access : write-only
Enumeration:
#0 : 0
Corresponding bit in PDORn does not change.
#1 : 1
Corresponding bit in PDORn is set to logic one.
End of enumeration elements list.
Port Clear Output Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PTCO : Port Clear Output
bits : 0 - 31 (32 bit)
access : write-only
Enumeration:
#0 : 0
Corresponding bit in PDORn does not change.
#1 : 1
Corresponding bit in PDORn is cleared to logic zero.
End of enumeration elements list.
Port Clear Output Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PTCO : Port Clear Output
bits : 0 - 31 (32 bit)
access : write-only
Enumeration:
#0 : 0
Corresponding bit in PDORn does not change.
#1 : 1
Corresponding bit in PDORn is cleared to logic zero.
End of enumeration elements list.
Port Toggle Output Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PTTO : Port Toggle Output
bits : 0 - 31 (32 bit)
access : write-only
Enumeration:
#0 : 0
Corresponding bit in PDORn does not change.
#1 : 1
Corresponding bit in PDORn is set to the inverse of its existing logic state.
End of enumeration elements list.
Port Toggle Output Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PTTO : Port Toggle Output
bits : 0 - 31 (32 bit)
access : write-only
Enumeration:
#0 : 0
Corresponding bit in PDORn does not change.
#1 : 1
Corresponding bit in PDORn is set to the inverse of its existing logic state.
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.