\n
address_offset : 0x0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
RTC Oscillator Control Register
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ROSCEREFS : RTC 32k Oscillator external reference clcok selection
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
#0 : 0
Bypass mode. RTC oscillator selects the external 32k clock.
#1 : 1
Crystal mode.
0 : EXTERNAL
Bypass mode. RTC oscillator selects the external 32k clock.
0x1 : CRYSTAL
Crystal mode.
End of enumeration elements list.
ROSCSTB : RTC 32k Oscillator stable flag
bits : 5 - 5 (1 bit)
access : read-only
Enumeration:
#0 : 0
RTC 32k oscillator is unstable now and no clock will go out of the block.
#1 : 1
RTC 32k oscillator is stable.
0 : STABLE
RTC 32k oscillator is unstable now and no clock will go out of the block.
0x1 : UNSTABLE
RTC 32k oscillator is stable.
End of enumeration elements list.
ROSCSTPEN : RTC 32k Oscillator stop mode enable
bits : 6 - 6 (1 bit)
access : read-write
Enumeration:
#0 : 0
Oscillator is disabled regardless the state of ROSCEN.
#1 : 1
Oscillator is enabled in Stop mode when ROSCEN is set.
0 : DISABLE
Oscillator is disabled regardless the state of ROSCEN.
0x1 : ENABLE
Oscillator is enabled in Stop mode when ROSCEN is set.
End of enumeration elements list.
ROSCEN : RTC 32k Oscillator enable
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
#0 : 0
Oscillator is disabled.
#1 : 1
Oscillator is enabled.
0 : DISABLE
Oscillator is disabled.
0x1 : ENABLE
Oscillator is enabled.
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.