\n

CRC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected

Registers

DATA

DATAL

DATALL

DATALU

DATAH

DATAHL

DATAHU

GPOLY

GPOLYL

GPOLYLL

GPOLYLU

GPOLYH

GPOLYHL

GPOLYHU

CTRL

CTRLHU


DATA

CRC Data register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LL LU HL HU

LL : CRC Low Lower Byte
bits : 0 - 7 (8 bit)
access : read-write

LU : CRC Low Upper Byte
bits : 8 - 15 (8 bit)
access : read-write

HL : CRC High Lower Byte
bits : 16 - 23 (8 bit)
access : read-write

HU : CRC High Upper Byte
bits : 24 - 31 (8 bit)
access : read-write


DATAL

CRC_DATAL register.
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

DATAL DATAL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATAL

DATAL : DATAL stores the lower 16 bits of the 16/32 bit CRC
bits : 0 - 15 (16 bit)
access : read-write


DATALL

CRC_DATALL register.
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

DATALL DATALL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATALL

DATALL : CRCLL stores the first 8 bits of the 32 bit DATA
bits : 0 - 7 (8 bit)
access : read-write


DATALU

CRC_DATALU register.
address_offset : 0x1 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATALU DATALU read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATALU

DATALU : DATALL stores the second 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


DATAH

CRC_DATAH register.
address_offset : 0x2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

DATAH DATAH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATAH

DATAH : DATAH stores the high 16 bits of the 16/32 bit CRC
bits : 0 - 15 (16 bit)
access : read-write


DATAHL

CRC_DATAHL register.
address_offset : 0x2 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

DATAHL DATAHL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATAHL

DATAHL : DATAHL stores the third 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


DATAHU

CRC_DATAHU register.
address_offset : 0x3 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATAHU DATAHU read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DATAHU

DATAHU : DATAHU stores the fourth 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


GPOLY

CRC Polynomial register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

GPOLY GPOLY read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LOW HIGH

LOW : Low Polynominal Half-word
bits : 0 - 15 (16 bit)
access : read-write

HIGH : High Polynominal Half-word
bits : 16 - 31 (16 bit)
access : read-write


GPOLYL

CRC_GPOLYL register.
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

GPOLYL GPOLYL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPOLYL

GPOLYL : POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value
bits : 0 - 15 (16 bit)
access : read-write


GPOLYLL

CRC_GPOLYLL register.
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

GPOLYLL GPOLYLL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 GPOLYLL

GPOLYLL : POLYLL stores the first 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


GPOLYLU

CRC_GPOLYLU register.
address_offset : 0x5 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPOLYLU GPOLYLU read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 GPOLYLU

GPOLYLU : POLYLL stores the second 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


GPOLYH

CRC_GPOLYH register.
address_offset : 0x6 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

GPOLYH GPOLYH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPOLYH

GPOLYH : POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value
bits : 0 - 15 (16 bit)
access : read-write


GPOLYHL

CRC_GPOLYHL register.
address_offset : 0x6 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

GPOLYHL GPOLYHL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 GPOLYHL

GPOLYHL : POLYHL stores the third 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


GPOLYHU

CRC_GPOLYHU register.
address_offset : 0x7 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPOLYHU GPOLYHU read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 GPOLYHU

GPOLYHU : POLYHU stores the fourth 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


CTRL

CRC Control register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTRL CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RESERVED TCRC WAS FXOR RESERVED TOTR TOT

RESERVED : no description available
bits : 0 - 23 (24 bit)
access : read-only

TCRC : no description available
bits : 24 - 24 (1 bit)
access : read-write

Enumeration:

#0 : 0

16-bit CRC protocol.

#1 : 1

32-bit CRC protocol.

End of enumeration elements list.

WAS : Write CRC Data Register As Seed
bits : 25 - 25 (1 bit)
access : read-write

Enumeration:

#0 : 0

Writes to the CRC data register are data values.

#1 : 1

Writes to the CRC data register are seed values.

End of enumeration elements list.

FXOR : Complement Read Of CRC Data Register
bits : 26 - 26 (1 bit)
access : read-write

Enumeration:

#0 : 0

No XOR on reading.

#1 : 1

Invert or complement the read value of the CRC Data register.

End of enumeration elements list.

RESERVED : no description available
bits : 27 - 27 (1 bit)
access : read-only

TOTR : Type Of Transpose For Read
bits : 28 - 29 (2 bit)
access : read-write

Enumeration:

#00 : 00

No transposition.

#01 : 01

Bits in bytes are transposed; bytes are not transposed.

#10 : 10

Both bits in bytes and bytes are transposed.

#11 : 11

Only bytes are transposed; no bits in a byte are transposed.

End of enumeration elements list.

TOT : Type Of Transpose For Writes
bits : 30 - 31 (2 bit)
access : read-write

Enumeration:

#00 : 00

No transposition.

#01 : 01

Bits in bytes are transposed; bytes are not transposed.

#10 : 10

Both bits in bytes and bytes are transposed.

#11 : 11

Only bytes are transposed; no bits in a byte are transposed.

End of enumeration elements list.


CTRLHU

CRC_CTRLHU register.
address_offset : 0xB Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTRLHU CTRLHU read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 TCRC WAS FXOR RESERVED TOTR TOT

TCRC : no description available
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

#0 : 0

16-bit CRC protocol.

#1 : 1

32-bit CRC protocol.

End of enumeration elements list.

WAS : no description available
bits : 1 - 1 (1 bit)
access : read-write

Enumeration:

#0 : 0

Writes to CRC data register are data values.

#1 : 1

Writes to CRC data reguster are seed values.

End of enumeration elements list.

FXOR : no description available
bits : 2 - 2 (1 bit)
access : read-write

Enumeration:

#0 : 0

No XOR on reading.

#1 : 1

Invert or complement the read value of CRC data register.

End of enumeration elements list.

RESERVED : no description available
bits : 3 - 3 (1 bit)
access : read-only

TOTR : no description available
bits : 4 - 5 (2 bit)
access : read-write

Enumeration:

#00 : 00

No Transposition.

#01 : 01

Bits in bytes are transposed, bytes are not transposed.

#10 : 10

Both bits in bytes and bytes are transposed.

#11 : 11

Only bytes are transposed; no bits in a byte are transposed.

End of enumeration elements list.

TOT : no description available
bits : 6 - 7 (2 bit)
access : read-write

Enumeration:

#00 : 00

No Transposition.

#01 : 01

Bits in bytes are transposed, bytes are not transposed.

#10 : 10

Both bits in bytes and bytes are transposed.

#11 : 11

Only bytes are transposed; no bits in a byte are transposed.

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.