\n
address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected
RNGA Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GO : no description available
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
RNGA Output Register is not loaded with random data.
#1 : 1
RNGA Output Register is loaded with random data.
End of enumeration elements list.
HA : High Assurance
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#0 : 0
Notification of security violations is enabled.
#1 : 1
Notification of security violations is masked.
End of enumeration elements list.
INTM : Interrupt Mask
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
#0 : 0
Interrupt is enabled.
#1 : 1
Interrupt is masked.
End of enumeration elements list.
CLRI : Clear Interrupt
bits : 3 - 3 (1 bit)
access : write-only
Enumeration:
#0 : 0
Do not clear the interrupt.
#1 : 1
Clear the interrupt.
End of enumeration elements list.
SLP : Sleep
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
#0 : 0
RNGA is not in Sleep mode.
#1 : 1
RNGA is in Sleep mode.
End of enumeration elements list.
RESERVED : no description available
bits : 5 - 31 (27 bit)
access : read-only
RNGA Status Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SECV : Security Violation
bits : 0 - 0 (1 bit)
access : read-only
Enumeration:
#0 : 0
No security violations have occured or the High Assurance bit (HA) in the RNGA Control Register is not set.
#1 : 1
A security violation has occurred.
End of enumeration elements list.
LRS : Last Read Status
bits : 1 - 1 (1 bit)
access : read-only
Enumeration:
#0 : 0
Last read was performed while the RNGA Output Register was not empty.
#1 : 1
Last read was performed while the RNGA Output Register was empty (underflow condition).
End of enumeration elements list.
ORU : Output Register Underflow
bits : 2 - 2 (1 bit)
access : read-only
Enumeration:
#0 : 0
The RNGA Output Register has not been read while empty since last read of the RNGA Status Register.
#1 : 1
The RNGA Output Register has been read while empty since last read of the RNGA Status Register.
End of enumeration elements list.
ERRI : Error Interrupt
bits : 3 - 3 (1 bit)
access : read-only
Enumeration:
#0 : 0
The RNGA Output Register has not been read while empty.
#1 : 1
The RNGA Output Register has been read while empty.
End of enumeration elements list.
SLP : Sleep
bits : 4 - 4 (1 bit)
access : read-only
Enumeration:
#0 : 0
The RNGA is not in Sleep mode.
#1 : 1
The RNGA is in Sleep mode.
End of enumeration elements list.
RESERVED : no description available
bits : 5 - 7 (3 bit)
access : read-only
OREG_LVL : Output Register Level
bits : 8 - 15 (8 bit)
access : read-only
OREG_SIZE : Output Register Size
bits : 16 - 23 (8 bit)
access : read-only
RESERVED : no description available
bits : 24 - 31 (8 bit)
access : read-only
RNGA Entropy Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
EXT_ENT : External Entropy
bits : 0 - 31 (32 bit)
access : write-only
RNGA Output Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RANDOUT : Random Output
bits : 0 - 31 (32 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.