\n
address_offset : 0x0 Bytes (0x0)
size : 0x5 byte (0x0)
mem_usage : registers
protection : not protected
ICS Control Register 1
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IREFSTEN : Internal Reference Stop Enable
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
Internal reference clock is disabled in Stop mode.
#1 : 1
Internal reference clock stays enabled in Stop mode if IRCLKEN is set, or if ICS is in FEI, FBI, or FBILP mode before entering Stop.
End of enumeration elements list.
IRCLKEN : Internal Reference Clock Enable
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#0 : 0
ICSIRCLK is inactive.
#1 : 1
ICSIRCLK is active.
End of enumeration elements list.
IREFS : Internal Reference Select
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
#0 : 0
External reference clock is selected.
#1 : 1
Internal reference clock is selected.
End of enumeration elements list.
RDIV : Reference Divider
bits : 3 - 5 (3 bit)
access : read-write
CLKS : Clock Source Select
bits : 6 - 7 (2 bit)
access : read-write
Enumeration:
#00 : 00
Output of FLL is selected.
#01 : 01
Internal reference clock is selected.
#10 : 10
External reference clock is selected.
#11 : 11
Reserved, defaults to 00.
End of enumeration elements list.
ICS Control Register 2
address_offset : 0x1 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RESERVED : no description available
bits : 0 - 3 (4 bit)
access : read-only
LP : Low Power Select
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
#0 : 0
FLL is not disabled in bypass mode.
#1 : 1
FLL is disabled in bypass modes unless debug is active.
End of enumeration elements list.
BDIV : Bus Frequency Divider
bits : 5 - 7 (3 bit)
access : read-write
Enumeration:
#000 : 000
Encoding 0-Divides the selected clock by 1.
#001 : 001
Encoding 1-Divides the selected clock by 2 (reset default).
#010 : 010
Encoding 2-Divides the selected clock by 4.
#011 : 011
Encoding 3-Divides the selected clock by 8.
#100 : 100
Encoding 4-Divides the selected clock by 16.
#101 : 101
Encoding 5-Divides the selected clock by 32.
#110 : 110
Encoding 6-Divides the selected clock by 64.
#111 : 111
Encoding 7-Divides the selected clock by 128.
End of enumeration elements list.
ICS Control Register 3
address_offset : 0x2 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SCTRIM : Slow Internal Reference Clock Trim Setting
bits : 0 - 7 (8 bit)
access : read-write
ICS Control Register 4
address_offset : 0x3 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SCFTRIM : Slow Internal Reference Clock Fine Trim
bits : 0 - 0 (1 bit)
access : read-write
RESERVED : no description available
bits : 1 - 4 (4 bit)
access : read-only
CME : Clock Monitor Enable
bits : 5 - 5 (1 bit)
access : read-write
Enumeration:
#0 : 0
Clock monitor is disabled.
#1 : 1
Generates a reset request on loss of external clock.
End of enumeration elements list.
RESERVED : no description available
bits : 6 - 6 (1 bit)
access : read-only
LOLIE : Loss of Lock Interrupt
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
#0 : 0
No request on loss of lock.
#1 : 1
Generates an interrupt request on loss of lock.
End of enumeration elements list.
ICS Status Register
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RESERVED : no description available
bits : 0 - 1 (2 bit)
access : read-only
CLKST : Clock Mode Status
bits : 2 - 3 (2 bit)
access : read-only
Enumeration:
#00 : 00
Output of FLL is selected.
#01 : 01
FLL Bypassed, internal reference clock is selected.
#10 : 10
FLL Bypassed, external reference clock is selected.
#11 : 11
Reserved.
End of enumeration elements list.
IREFST : Internal Reference Status
bits : 4 - 4 (1 bit)
access : read-only
Enumeration:
#0 : 0
Source of reference clock is external clock.
#1 : 1
Source of reference clock is internal clock.
End of enumeration elements list.
RESERVED : no description available
bits : 5 - 5 (1 bit)
access : read-only
LOCK : Lock Status
bits : 6 - 6 (1 bit)
access : read-only
Enumeration:
#0 : 0
FLL is currently unlocked.
#1 : 1
FLL is currently locked.
End of enumeration elements list.
LOLS : Loss of Lock Status
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
#0 : 0
FLL has not lost lock since LOLS was last cleared.
#1 : 1
FLL has lost lock since LOLS was last cleared.
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.