\n
address_offset : 0x0 Bytes (0x0)
size : 0x320 byte (0x0)
mem_usage : registers
protection : not protected
Interrupt Set Enable Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SETENA : Interrupt set enable bits
bits : 0 - 31 (32 bit)
access : read-write
Interrupt Set Pending Register
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SETPEND : Interrupt set-pending bits
bits : 0 - 31 (32 bit)
access : read-write
Interrupt Clear Pending Register
address_offset : 0x180 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CLRPEND : Interrupt clear-pending bits
bits : 0 - 31 (32 bit)
access : read-write
Interrupt Priority Register n
address_offset : 0x300 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PRI_0 : Priority of interrupt 0
bits : 0 - 7 (8 bit)
access : read-write
PRI_1 : Priority of interrupt 1
bits : 8 - 15 (8 bit)
access : read-write
PRI_2 : Priority of interrupt 2
bits : 16 - 23 (8 bit)
access : read-write
PRI_3 : Priority of interrupt 3
bits : 24 - 31 (8 bit)
access : read-write
Interrupt Priority Register n
address_offset : 0x304 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PRI_4 : Priority of interrupt 4
bits : 0 - 7 (8 bit)
access : read-write
PRI_5 : Priority of interrupt 5
bits : 8 - 15 (8 bit)
access : read-write
PRI_6 : Priority of interrupt 6
bits : 16 - 23 (8 bit)
access : read-write
PRI_7 : Priority of interrupt 7
bits : 24 - 31 (8 bit)
access : read-write
Interrupt Priority Register n
address_offset : 0x308 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PRI_8 : Priority of interrupt 8
bits : 0 - 7 (8 bit)
access : read-write
PRI_9 : Priority of interrupt 9
bits : 8 - 15 (8 bit)
access : read-write
PRI_10 : Priority of interrupt 10
bits : 16 - 23 (8 bit)
access : read-write
PRI_11 : Priority of interrupt 11
bits : 24 - 31 (8 bit)
access : read-write
Interrupt Priority Register n
address_offset : 0x30C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PRI_12 : Priority of interrupt 11
bits : 0 - 7 (8 bit)
access : read-write
PRI_13 : Priority of interrupt 12
bits : 8 - 15 (8 bit)
access : read-write
PRI_14 : Priority of interrupt 14
bits : 16 - 23 (8 bit)
access : read-write
PRI_15 : Priority of interrupt 15
bits : 24 - 31 (8 bit)
access : read-write
Interrupt Priority Register n
address_offset : 0x310 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PRI_16 : Priority of interrupt 17
bits : 0 - 7 (8 bit)
access : read-write
PRI_17 : Priority of interrupt 18
bits : 8 - 15 (8 bit)
access : read-write
PRI_18 : Priority of interrupt 19
bits : 16 - 23 (8 bit)
access : read-write
PRI_19 : Priority of interrupt 20
bits : 24 - 31 (8 bit)
access : read-write
Interrupt Priority Register n
address_offset : 0x314 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PRI_20 : Priority of interrupt 0
bits : 0 - 7 (8 bit)
access : read-write
PRI_21 : Priority of interrupt 21
bits : 8 - 15 (8 bit)
access : read-write
PRI_22 : Priority of interrupt 22
bits : 16 - 23 (8 bit)
access : read-write
PRI_23 : Priority of interrupt 23
bits : 24 - 31 (8 bit)
access : read-write
Interrupt Priority Register n
address_offset : 0x318 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PRI_24 : Priority of interrupt 24
bits : 0 - 7 (8 bit)
access : read-write
PRI_25 : Priority of interrupt 25
bits : 8 - 15 (8 bit)
access : read-write
PRI_26 : Priority of interrupt 26
bits : 16 - 23 (8 bit)
access : read-write
PRI_27 : Priority of interrupt 27
bits : 24 - 31 (8 bit)
access : read-write
Interrupt Priority Register n
address_offset : 0x31C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PRI_28 : Priority of interrupt 28
bits : 0 - 7 (8 bit)
access : read-write
PRI_29 : Priority of interrupt 29
bits : 8 - 15 (8 bit)
access : read-write
PRI_30 : Priority of interrupt 30
bits : 16 - 23 (8 bit)
access : read-write
PRI_31 : Priority of interrupt 31
bits : 24 - 31 (8 bit)
access : read-write
Interrupt Clear Enable Register
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CLRENA : Interrupt clear-enable bits
bits : 0 - 31 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.