\n
address_offset : 0xFC Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
Software-based Simultaneous Startup Register
address_offset : 0xFC Bytes (0x0)
size : 16 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
SSSR0 : Bit0 of BTSSSR
bits : 0 - -1 (0 bit)
access : write-only
SSSR1 : Bit1 of BTSSSR
bits : 1 - 0 (0 bit)
access : write-only
SSSR2 : Bit2 of BTSSSR
bits : 2 - 1 (0 bit)
access : write-only
SSSR3 : Bit3 of BTSSSR
bits : 3 - 2 (0 bit)
access : write-only
SSSR4 : Bit4 of BTSSSR
bits : 4 - 3 (0 bit)
access : write-only
SSSR5 : Bit5 of BTSSSR
bits : 5 - 4 (0 bit)
access : write-only
SSSR6 : Bit6 of BTSSSR
bits : 6 - 5 (0 bit)
access : write-only
SSSR7 : Bit7 of BTSSSR
bits : 7 - 6 (0 bit)
access : write-only
SSSR8 : Bit8 of BTSSSR
bits : 8 - 7 (0 bit)
access : write-only
SSSR9 : Bit9 of BTSSSR
bits : 9 - 8 (0 bit)
access : write-only
SSSR10 : Bit10 of BTSSSR
bits : 10 - 9 (0 bit)
access : write-only
SSSR11 : Bit11 of BTSSSR
bits : 11 - 10 (0 bit)
access : write-only
SSSR12 : Bit12 of BTSSSR
bits : 12 - 11 (0 bit)
access : write-only
SSSR13 : Bit13 of BTSSSR
bits : 13 - 12 (0 bit)
access : write-only
SSSR14 : Bit14 of BTSSSR
bits : 14 - 13 (0 bit)
access : write-only
SSSR15 : Bit15 of BTSSSR
bits : 15 - 14 (0 bit)
access : write-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.