\n
address_offset : 0x0 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x10 Bytes (0x0)
size : 0x80 byte (0x0)
mem_usage : registers
protection : not protected
register DMACR
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DH : bitfield DH
bits : 24 - 26 (3 bit)
access : read-write
PR : bitfield PR
bits : 28 - 27 (0 bit)
access : read-write
DS : bitfield DS
bits : 30 - 29 (0 bit)
access : read-write
DE : bitfield DE
bits : 31 - 30 (0 bit)
access : read-write
register DMACA0
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TC : bitfield TC
bits : 0 - 14 (15 bit)
access : read-write
BC : bitfield BC
bits : 16 - 18 (3 bit)
access : read-write
IS : bitfield IS
bits : 23 - 27 (5 bit)
access : read-write
ST : bitfield ST
bits : 29 - 28 (0 bit)
access : read-write
PB : bitfield PB
bits : 30 - 29 (0 bit)
access : read-write
EB : bitfield EB
bits : 31 - 30 (0 bit)
access : read-write
register DMACB0
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EM : bitfield EM
bits : 0 - -1 (0 bit)
access : read-write
SS : bitfield SS
bits : 16 - 17 (2 bit)
access : read-write
CI : bitfield CI
bits : 19 - 18 (0 bit)
access : read-write
EI : bitfield EI
bits : 20 - 19 (0 bit)
access : read-write
RD : bitfield RD
bits : 21 - 20 (0 bit)
access : read-write
RS : bitfield RS
bits : 22 - 21 (0 bit)
access : read-write
RC : bitfield RC
bits : 23 - 22 (0 bit)
access : read-write
FD : bitfield FD
bits : 24 - 23 (0 bit)
access : read-write
FS : bitfield FS
bits : 25 - 24 (0 bit)
access : read-write
TW : bitfield TW
bits : 26 - 26 (1 bit)
access : read-write
MS : bitfield MS
bits : 28 - 28 (1 bit)
access : read-write
register DMACSA0
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACDA0
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACA1
address_offset : 0x20 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACB1
address_offset : 0x24 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACSA1
address_offset : 0x28 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACDA1
address_offset : 0x2C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACA2
address_offset : 0x30 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACB2
address_offset : 0x34 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACSA2
address_offset : 0x38 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACDA2
address_offset : 0x3C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACA3
address_offset : 0x40 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACB3
address_offset : 0x44 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACSA3
address_offset : 0x48 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACDA3
address_offset : 0x4C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACA4
address_offset : 0x50 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACB4
address_offset : 0x54 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACSA4
address_offset : 0x58 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACDA4
address_offset : 0x5C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACA5
address_offset : 0x60 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACB5
address_offset : 0x64 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACSA5
address_offset : 0x68 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACDA5
address_offset : 0x6C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACA6
address_offset : 0x70 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACB6
address_offset : 0x74 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACSA6
address_offset : 0x78 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACDA6
address_offset : 0x7C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACA7
address_offset : 0x80 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACB7
address_offset : 0x84 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACSA7
address_offset : 0x88 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
register DMACDA7
address_offset : 0x8C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.