\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected
Task starting the quadrature decoder
address_offset : 0x0 Bytes (0x0)
access : write-only
reset_value : 0x0
reset_Mask : 0x0
Unspecified - - Pin select for LED signal
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PIN : Pin number
bits : 0 - 3 (4 bit)
CONNECT : Connection
bits : 31 - 30 (0 bit)
Enumeration:
1 : Disconnected
Disconnect
0 : Connected
Connect
End of enumeration elements list.
Read and clear ACCDBL
address_offset : 0x10 Bytes (0x0)
access : write-only
reset_value : 0x0
reset_Mask : 0x0
Event being generated for every new sample value written to the SAMPLE register
address_offset : 0x100 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Non-null report ready
address_offset : 0x104 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ACC or ACCDBL register overflow
address_offset : 0x108 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Double displacement(s) detected
address_offset : 0x10C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
QDEC has been stopped
address_offset : 0x110 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Shortcut register
address_offset : 0x200 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
REPORTRDY_READCLRACC : Shortcut between REPORTRDY event and READCLRACC task
bits : 0 - -1 (0 bit)
Enumeration:
0 : Disabled
Disable shortcut
1 : Enabled
Enable shortcut
End of enumeration elements list.
SAMPLERDY_STOP : Shortcut between SAMPLERDY event and STOP task
bits : 1 - 0 (0 bit)
Enumeration:
0 : Disabled
Disable shortcut
1 : Enabled
Enable shortcut
End of enumeration elements list.
REPORTRDY_RDCLRACC : Shortcut between REPORTRDY event and RDCLRACC task
bits : 2 - 1 (0 bit)
Enumeration:
0 : Disabled
Disable shortcut
1 : Enabled
Enable shortcut
End of enumeration elements list.
REPORTRDY_STOP : Shortcut between REPORTRDY event and STOP task
bits : 3 - 2 (0 bit)
Enumeration:
0 : Disabled
Disable shortcut
1 : Enabled
Enable shortcut
End of enumeration elements list.
DBLRDY_RDCLRDBL : Shortcut between DBLRDY event and RDCLRDBL task
bits : 4 - 3 (0 bit)
Enumeration:
0 : Disabled
Disable shortcut
1 : Enabled
Enable shortcut
End of enumeration elements list.
DBLRDY_STOP : Shortcut between DBLRDY event and STOP task
bits : 5 - 4 (0 bit)
Enumeration:
0 : Disabled
Disable shortcut
1 : Enabled
Enable shortcut
End of enumeration elements list.
SAMPLERDY_READCLRACC : Shortcut between SAMPLERDY event and READCLRACC task
bits : 6 - 5 (0 bit)
Enumeration:
0 : Disabled
Disable shortcut
1 : Enabled
Enable shortcut
End of enumeration elements list.
Enable interrupt
address_offset : 0x304 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SAMPLERDY : Write '1' to Enable interrupt for SAMPLERDY event
bits : 0 - -1 (0 bit)
Enumeration: ( write )
1 : Set
Enable
End of enumeration elements list.
REPORTRDY : Write '1' to Enable interrupt for REPORTRDY event
bits : 1 - 0 (0 bit)
Enumeration: ( write )
1 : Set
Enable
End of enumeration elements list.
ACCOF : Write '1' to Enable interrupt for ACCOF event
bits : 2 - 1 (0 bit)
Enumeration: ( write )
1 : Set
Enable
End of enumeration elements list.
DBLRDY : Write '1' to Enable interrupt for DBLRDY event
bits : 3 - 2 (0 bit)
Enumeration: ( write )
1 : Set
Enable
End of enumeration elements list.
STOPPED : Write '1' to Enable interrupt for STOPPED event
bits : 4 - 3 (0 bit)
Enumeration: ( write )
1 : Set
Enable
End of enumeration elements list.
Disable interrupt
address_offset : 0x308 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SAMPLERDY : Write '1' to Disable interrupt for SAMPLERDY event
bits : 0 - -1 (0 bit)
Enumeration: ( write )
1 : Clear
Disable
End of enumeration elements list.
REPORTRDY : Write '1' to Disable interrupt for REPORTRDY event
bits : 1 - 0 (0 bit)
Enumeration: ( write )
1 : Clear
Disable
End of enumeration elements list.
ACCOF : Write '1' to Disable interrupt for ACCOF event
bits : 2 - 1 (0 bit)
Enumeration: ( write )
1 : Clear
Disable
End of enumeration elements list.
DBLRDY : Write '1' to Disable interrupt for DBLRDY event
bits : 3 - 2 (0 bit)
Enumeration: ( write )
1 : Clear
Disable
End of enumeration elements list.
STOPPED : Write '1' to Disable interrupt for STOPPED event
bits : 4 - 3 (0 bit)
Enumeration: ( write )
1 : Clear
Disable
End of enumeration elements list.
Task stopping the quadrature decoder
address_offset : 0x4 Bytes (0x0)
access : write-only
reset_value : 0x0
reset_Mask : 0x0
Unspecified - - Pin select for A signal
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PIN : Pin number
bits : 0 - 3 (4 bit)
CONNECT : Connection
bits : 31 - 30 (0 bit)
Enumeration:
1 : Disconnected
Disconnect
0 : Connected
Connect
End of enumeration elements list.
Enable the quadrature decoder
address_offset : 0x500 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ENABLE : Enable or disable the quadrature decoder
bits : 0 - -1 (0 bit)
Enumeration:
0 : Disabled
Disable
1 : Enabled
Enable
End of enumeration elements list.
LED output pin polarity
address_offset : 0x504 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LEDPOL : LED output pin polarity
bits : 0 - -1 (0 bit)
Enumeration:
0 : ActiveLow
Led active on output pin low
1 : ActiveHigh
Led active on output pin high
End of enumeration elements list.
Sample period
address_offset : 0x508 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SAMPLEPER : Sample period. The SAMPLE register will be updated for every new sample
bits : 0 - 2 (3 bit)
Enumeration:
0 : 128us
128 us
1 : 256us
256 us
2 : 512us
512 us
3 : 1024us
1024 us
4 : 2048us
2048 us
5 : 4096us
4096 us
6 : 8192us
8192 us
7 : 16384us
16384 us
8 : 32ms
32768 us
9 : 65ms
65536 us
10 : 131ms
131072 us
End of enumeration elements list.
Motion sample value
address_offset : 0x50C Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SAMPLE : Last motion sample
bits : 0 - 30 (31 bit)
Number of samples to be taken before REPORTRDY and DBLRDY events can be generated
address_offset : 0x510 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
REPORTPER : Specifies the number of samples to be accumulated in the ACC register before the REPORTRDY and DBLRDY events can be generated
bits : 0 - 2 (3 bit)
Enumeration:
0 : 10Smpl
10 samples / report
1 : 40Smpl
40 samples / report
2 : 80Smpl
80 samples / report
3 : 120Smpl
120 samples / report
4 : 160Smpl
160 samples / report
5 : 200Smpl
200 samples / report
6 : 240Smpl
240 samples / report
7 : 280Smpl
280 samples / report
8 : 1Smpl
1 sample / report
End of enumeration elements list.
Register accumulating the valid transitions
address_offset : 0x514 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ACC : Register accumulating all valid samples (not double transition) read from the SAMPLE register
bits : 0 - 30 (31 bit)
Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task
address_offset : 0x518 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ACCREAD : Snapshot of the ACC register.
bits : 0 - 30 (31 bit)
Enable input debounce filters
address_offset : 0x528 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DBFEN : Enable input debounce filters
bits : 0 - -1 (0 bit)
Enumeration:
0 : Disabled
Debounce input filters disabled
1 : Enabled
Debounce input filters enabled
End of enumeration elements list.
Time period the LED is switched ON prior to sampling
address_offset : 0x540 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LEDPRE : Period in us the LED is switched on prior to sampling
bits : 0 - 7 (8 bit)
Register accumulating the number of detected double transitions
address_offset : 0x544 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ACCDBL : Register accumulating the number of detected double or illegal transitions. ( SAMPLE = 2 ).
bits : 0 - 2 (3 bit)
Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task
address_offset : 0x548 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ACCDBLREAD : Snapshot of the ACCDBL register. This field is updated when the READCLRACC or RDCLRDBL task is triggered.
bits : 0 - 2 (3 bit)
Read and clear ACC and ACCDBL
address_offset : 0x8 Bytes (0x0)
access : write-only
reset_value : 0x0
reset_Mask : 0x0
Unspecified - - Pin select for B signal
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PIN : Pin number
bits : 0 - 3 (4 bit)
CONNECT : Connection
bits : 31 - 30 (0 bit)
Enumeration:
1 : Disconnected
Disconnect
0 : Connected
Connect
End of enumeration elements list.
Read and clear ACC
address_offset : 0xC Bytes (0x0)
access : write-only
reset_value : 0x0
reset_Mask : 0x0
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.