\n
address_offset : 0x0 Bytes (0x0)
size : 0xFFC byte (0x0)
mem_usage : registers
protection : not protected
Module Control
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPFI : Falling Edge Interrupt Flag.
bits : 13 - 13 (1 bit)
Enumeration:
0 : NOT_SET
No comparator falling edge has occurred since this flag was last cleared.
1 : SET
A comparator falling edge occurred since last flag was cleared.
End of enumeration elements list.
CMPRI : Rising Edge Interrupt Flag.
bits : 14 - 14 (1 bit)
Enumeration:
0 : NOT_SET
No comparator rising edge has occurred since this flag was last cleared.
1 : SET
A comparator rising edge occurred since last flag was cleared.
End of enumeration elements list.
CMPOUT : Output State.
bits : 30 - 30 (1 bit)
access : read-only
Enumeration:
0 : POS_LT_NEG
Voltage on CP+ < CP-.
1 : POS_GT_NEG
Voltage on CP+ > CP-.
End of enumeration elements list.
CMPEN : Comparator Enable.
bits : 31 - 31 (1 bit)
Enumeration:
0 : DISABLED
Disable the comparator.
1 : ENABLED
Enable the comparator.
End of enumeration elements list.
Input and Module Mode
address_offset : 0x10 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
NMUX : Negative Input Select.
bits : 0 - 3 (4 bit)
Enumeration:
0 : CMPNN0
Select CMPnN.0 (P2.12).
1 : CMPNN1
Select CMPnN.1 (PB2.14).
2 : CMPNN2
Select CMPnN.2 (PB3.1).
3 : CMPNN3
Select CMPnN.3 (PB3.3).
4 : CMPNN4
Select CMPnN.4 (PB3.5).
5 : CMPNN5
Select CMPnN.5 (PB3.7).
6 : CMPNN6
Select CMPnN.6 (PB3.9).
7 : CMPNN7
Select CMPnN.7 (PB3.11).
8 : CMPNN8
Select CMPnN.8 (VDD).
9 : CMPNN9
Select CMPnN.9 (VREF).
10 : CMPNN10
Select CMPnN.10 (RESERVED).
11 : CMPNN11
Select CMPnN.11 (RESERVED).
12 : CMPNN12
Select CMPnN.12 (RESERVED).
13 : CMPNN13
Select CMPnN.13 (RESERVED).
14 : CMPNN14
Select CMPnN.14 (RESERVED).
15 : CMPNN15
Select CMPnN.15 (RESERVED).
End of enumeration elements list.
PMUX : Positive Input Select.
bits : 4 - 7 (4 bit)
Enumeration:
0 : CMPNP0
Select CMPnP.0 (PB2.11).
1 : CMPNP1
Select CMPnP.1 (PB2.13).
2 : CMPNP2
Select CMPnP.2 (PB3.0).
3 : CMPNP3
Select CMPnP.3 (PB3.2).
4 : CMPNP4
Select CMPnP.4 (PB3.4).
5 : CMPNP5
Select CMPnP.5 (PB3.6).
6 : CMPNP6
Select CMPnP.6 (PB3.8).
7 : CMPNP7
Select CMPnP.7 (PB3.10).
8 : CMPNP8
Select CMPnP.8 (Voltage at VREGIN / 4).
9 : CMPNP9
Select CMPnP.9 (EXTVREG0 Current Sense).
10 : CMPNP10
Select CMPnP.10 (1.8V Output of LDO).
11 : CMPNP11
Select CMPnP.11 (VDDOSC Supply).
12 : CMPNP12
Select CMPnP.12 (VREF).
13 : CMPNP13
Select CMPnP.13 (VIO).
14 : CMPNP14
Select CMPnP.14 (Voltage at VIOHD / 4).
15 : CMPNP15
Select CMPnP.15 (RESERVED).
End of enumeration elements list.
INMUX : Input MUX Select.
bits : 8 - 9 (2 bit)
Enumeration:
0 : DIRECT
Connects the NMUX signal to CP- and the PMUX signal to CP+.
1 : CMPP_VSS
Connects VSS to CP- and the PMUX signal to CP+.
2 : CMPP_DAC
Connects the NMUX signal to CP-, the PMUX signal to the Comparator DAC voltage reference, and the DAC output to CP+.
3 : CMPN_DAC
Connects the PMUX signal to CP+, the NMUX signal to the Comparator DAC voltage reference, and the DAC output to CP-.
End of enumeration elements list.
CMPMD : Comparator Mode.
bits : 10 - 11 (2 bit)
Enumeration:
0 : MODE0
Mode 0 (fastest response time, highest power consumption).
1 : MODE1
Mode 1.
2 : MODE2
Mode 2.
3 : MODE3
Mode 3 (slowest response time, lowest power consumption).
End of enumeration elements list.
FIEN : Falling Edge Interrupt Enable.
bits : 13 - 13 (1 bit)
Enumeration:
0 : DISABLED
Disable the comparator falling edge interrupt.
1 : ENABLED
Enable the comparator falling edge interrupt.
End of enumeration elements list.
RIEN : Rising Edge Interrupt Enable.
bits : 14 - 14 (1 bit)
Enumeration:
0 : DISABLED
Disable the comparator rising edge interrupt.
1 : ENABLED
Enable the comparator rising edge interrupt.
End of enumeration elements list.
DACLVL : Comparator DAC Output Level.
bits : 16 - 21 (6 bit)
NWPUEN : Negative Input Weak Pullup Enable.
bits : 22 - 22 (1 bit)
Enumeration:
0 : DISABLED
Disable the negative input weak pull up.
1 : ENABLED
Enable the negative input weak pull up.
End of enumeration elements list.
PWPUEN : Positive Input Weak Pullup Enable.
bits : 23 - 23 (1 bit)
Enumeration:
0 : DISABLED
Disable the positive input weak pull up.
1 : ENABLED
Enable the positive input weak pull up.
End of enumeration elements list.
CMPHYN : Negative Hysteresis Control.
bits : 24 - 25 (2 bit)
Enumeration:
0 : DISABLED
Disable negative hysteresis.
1 : NEG_5_MV
Set negative hysteresis to 5 mV.
2 : NEG_10_MV
Set negative hysteresis to 10 mV.
3 : NEG_20_MV
Set negative hysteresis to 20 mV.
End of enumeration elements list.
CMPHYP : Positive Hysteresis Control.
bits : 26 - 27 (2 bit)
Enumeration:
0 : DISABLED
Disable positive hysteresis.
1 : POS_5_MV
Set positive hysteresis to 5 mV.
2 : POS_10_MV
Set positive hysteresis to 10 mV.
3 : POS_20_MV
Set positive hysteresis to 20 mV.
End of enumeration elements list.
INVEN : Invert Comparator Output Enable.
bits : 30 - 30 (1 bit)
Enumeration:
0 : DISABLED
Do not invert the comparator output.
1 : ENABLED
Invert the comparator output.
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.