\n
address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected
AES Accelerator Control Register 0
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AESOPx : AES operation
bits : 0 - 1 (2 bit)
access : read-write
Enumeration:
0 : AESOPx_0
Encryption
1 : AESOPx_1
Decryption. The provided key is the same key used for encryption
2 : AESOPx_2
Generate first round key required for decryption
3 : AESOPx_3
Decryption. The provided key is the first round key required for decryption
End of enumeration elements list.
AESKLx : AES key length
bits : 2 - 3 (2 bit)
access : read-write
Enumeration:
0 : AESKLx_0
AES128. The key size is 128 bit
1 : AESKLx_1
AES192. The key size is 192 bit.
2 : AESKLx_2
AES256. The key size is 256 bit
End of enumeration elements list.
AESCMx : AES cipher mode select
bits : 5 - 6 (2 bit)
access : read-write
Enumeration:
0 : AESCMx_0
ECB
1 : AESCMx_1
CBC
2 : AESCMx_2
OFB
3 : AESCMx_3
CFB
End of enumeration elements list.
AESSWRST : AES software reset
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
0 : AESSWRST_0
No reset
1 : AESSWRST_1
Reset AES accelerator module
End of enumeration elements list.
AESRDYIFG : AES ready interrupt flag
bits : 8 - 8 (1 bit)
access : read-write
Enumeration:
0 : AESRDYIFG_0
No interrupt pending
1 : AESRDYIFG_1
Interrupt pending
End of enumeration elements list.
AESERRFG : AES error flag
bits : 11 - 11 (1 bit)
access : read-write
Enumeration:
0 : AESERRFG_0
No error
1 : AESERRFG_1
Error occurred
End of enumeration elements list.
AESRDYIE : AES ready interrupt enable
bits : 12 - 12 (1 bit)
access : read-write
Enumeration:
0 : AESRDYIE_0
Interrupt disabled
1 : AESRDYIE_1
Interrupt enabled
End of enumeration elements list.
AESCMEN : AES cipher mode enable
bits : 15 - 15 (1 bit)
access : read-write
Enumeration:
0 : AESCMEN_0
No DMA triggers are generated
1 : AESCMEN_1
DMA ciphermode support operation is enabled and the corresponding DMA triggers are generated
End of enumeration elements list.
AES Accelerator Control Register 1
address_offset : 0x2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AESBLKCNTx : Cipher Block Counter
bits : 0 - 7 (8 bit)
access : read-write
AES Accelerator Status Register
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AESBUSY : AES accelerator module busy
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : AESBUSY_0
Not busy
1 : AESBUSY_1
Busy
End of enumeration elements list.
AESKEYWR : All 16 bytes written to AESAKEY
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
0 : AESKEYWR_0
Not all bytes written
1 : AESKEYWR_1
All bytes written
End of enumeration elements list.
AESDINWR : All 16 bytes written to AESADIN, AESAXDIN or AESAXIN
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
0 : AESDINWR_0
Not all bytes written
1 : AESDINWR_1
All bytes written
End of enumeration elements list.
AESDOUTRD : All 16 bytes read from AESADOUT
bits : 3 - 3 (1 bit)
access : read-only
Enumeration: AESDOUTRD_enum_read ( read )
0 : AESDOUTRD_0
Not all bytes read
1 : AESDOUTRD_1
All bytes read
End of enumeration elements list.
AESKEYCNTx : Bytes written via AESAKEY for AESKLx=00, half-words written via AESAKEY
bits : 4 - 7 (4 bit)
access : read-only
AESDINCNTx : Bytes written via AESADIN, AESAXDIN or AESAXIN
bits : 8 - 11 (4 bit)
access : read-only
AESDOUTCNTx : Bytes read via AESADOUT
bits : 12 - 15 (4 bit)
access : read-only
AES Accelerator Key Register
address_offset : 0x6 Bytes (0x0)
size : 16 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
AESKEY0x : AES key byte n when AESAKEY is written as half-word
bits : 0 - 7 (8 bit)
access : write-only
AESKEY1x : AES key byte n+1 when AESAKEY is written as half-word
bits : 8 - 15 (8 bit)
access : write-only
AES Accelerator Data In Register
address_offset : 0x8 Bytes (0x0)
size : 16 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
AESDIN0x : AES data in byte n when AESADIN is written as half-word
bits : 0 - 7 (8 bit)
access : write-only
AESDIN1x : AES data in byte n+1 when AESADIN is written as half-word
bits : 8 - 15 (8 bit)
access : write-only
AES Accelerator Data Out Register
address_offset : 0xA Bytes (0x0)
size : 16 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
AESDOUT0x : AES data out byte n when AESADOUT is read as half-word
bits : 0 - 7 (8 bit)
access : write-only
AESDOUT1x : AES data out byte n+1 when AESADOUT is read as half-word
bits : 8 - 15 (8 bit)
access : write-only
AES Accelerator XORed Data In Register
address_offset : 0xC Bytes (0x0)
size : 16 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
AESXDIN0x : AES data in byte n when AESAXDIN is written as half-word
bits : 0 - 7 (8 bit)
access : write-only
AESXDIN1x : AES data in byte n+1 when AESAXDIN is written as half-word
bits : 8 - 15 (8 bit)
access : write-only
AES Accelerator XORed Data In Register
address_offset : 0xE Bytes (0x0)
size : 16 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
AESXIN0x : AES data in byte n when AESAXIN is written as half-word
bits : 0 - 7 (8 bit)
access : write-only
AESXIN1x : AES data in byte n+1 when AESAXIN is written as half-word
bits : 8 - 15 (8 bit)
access : write-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.