\n

RTC0

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x100 byte (0x0)
mem_usage : registers
protection : not protected

Registers

CR0

CNT1

ALM0

ALM1

TRM

GWY

CR1

SR2

SNAP0

SNAP1

SNAP2

MOD

SR0

CNT2

ALM2

SR3

CR2IC

CR3SS

CR4SS

SSMSK

IC2

IC3

IC4

SS1

SS2

SS3

SS4

SR1

SR4

SR5

SR6

SS1TGT

FRZCNT

SS2TGT

SS3TGT

SS1LOWDUR

SS2LOWDUR

SS3LOWDUR

SS1HIGHDUR

SS2HIGHDUR

SS3HIGHDUR

CNT0

SSMSKOT

CR5SSS

CR6SSS

CR7SSS

SR7

SR8

SR9

GPMUX0

GPMUX1


CR0

RTC Control 0
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR0 CR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CNTEN ALMEN ALMINTEN TRMEN MOD60ALMEN MOD60ALM MOD60ALMINTEN ISOINTEN WPNDERRINTEN WSYNCINTEN WPNDINTEN

CNTEN : Global Enable for the RTC
bits : 0 - 0 (1 bit)
access : read-write

ALMEN : Enable the RTC Alarm (Absolute) Operation
bits : 1 - 1 (1 bit)
access : read-write

ALMINTEN : Enable ALMINT Sourced Alarm Interrupts to the CPU
bits : 2 - 2 (1 bit)
access : read-write

TRMEN : Enable RTC Digital Trimming
bits : 3 - 3 (1 bit)
access : read-write

MOD60ALMEN : Enable RTC Modulo-60 Counting of Time Past a Modulo-60 Boundary
bits : 4 - 4 (1 bit)
access : read-write

MOD60ALM : Periodic, Modulo-60 Alarm Time in Prescaled RTC Time Units Beyond a Modulo-60 Boundary
bits : 5 - 10 (6 bit)
access : read-write

MOD60ALMINTEN : Enable Periodic Modulo-60 RTC Alarm Sourced Interrupts to the CPU
bits : 11 - 11 (1 bit)
access : read-write

ISOINTEN : Enable ISOINT Sourced Interrupts to the CPU When Isolation of the RTC Power Domain is Activated and Subsequently De-activated
bits : 12 - 12 (1 bit)
access : read-write

WPNDERRINTEN : Enable Write Pending Error Sourced Interrupts to the CPU When an RTC Register-write Pending Error Occurs
bits : 13 - 13 (1 bit)
access : read-write

WSYNCINTEN : Enable Write Synchronization Sourced Interrupts to the CPU
bits : 14 - 14 (1 bit)
access : read-write

WPNDINTEN : Enable Write Pending Sourced Interrupts to the CPU
bits : 15 - 15 (1 bit)
access : read-write


CNT1

RTC Count 1
address_offset : 0x10 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CNT1 CNT1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : Upper 16 Prescaled (Non-Fractional) Bits of the RTC Real-Time Count
bits : 0 - 15 (16 bit)
access : read-write


ALM0

RTC Alarm 0
address_offset : 0x14 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALM0 ALM0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : Lower 16 Prescaled (i.e. Non-Fractional) Bits of the RTC Alarm Target Time
bits : 0 - 15 (16 bit)
access : read-write


ALM1

RTC Alarm 1
address_offset : 0x18 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALM1 ALM1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : Upper 16 Prescaled (Non-Fractional) Bits of the RTC Alarm Target Time
bits : 0 - 15 (16 bit)
access : read-write


TRM

RTC Trim
address_offset : 0x1C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TRM TRM read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE ADD IVL IVL2EXPMIN

VALUE : Trim Value in Prescaled RTC Time Units to Be Added or Subtracted from the RTC Count at the End of a Periodic Interval Selected by TRM:TRMIVL
bits : 0 - 2 (3 bit)
access : read-write

ADD : Trim Polarity
bits : 3 - 3 (1 bit)
access : read-write

IVL : Trim Interval in Prescaled RTC Time Units
bits : 4 - 5 (2 bit)
access : read-write

IVL2EXPMIN : Minimum Power-of-two Interval of Prescaled RTC Time Units Which TRM:TRMIVL TRMIVL Can Select
bits : 6 - 9 (4 bit)
access : read-write


GWY

RTC Gateway
address_offset : 0x20 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GWY GWY read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SWKEY

SWKEY : Software-keyed Command Issued by the CPU
bits : 0 - 15 (16 bit)
access : write-only


CR1

RTC Control 1
address_offset : 0x28 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR1 CR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CNTINTEN PSINTEN TRMINTEN CNTROLLINTEN CNTMOD60ROLLINTEN PRESCALE2EXP

CNTINTEN : Enable for the RTC Count Interrupt Source
bits : 0 - 0 (1 bit)
access : read-write

PSINTEN : Enable for the Prescaled, Modulo-1 Interrupt Source, in SR2:RTCPSINT
bits : 1 - 1 (1 bit)
access : read-write

TRMINTEN : Enable for the RTC Trim Interrupt Source, in SR2:RTCTRMINT
bits : 2 - 2 (1 bit)
access : read-write

CNTROLLINTEN : Enable for the RTC Count Roll-Over Interrupt Source, in SR2:RTCCNTROLLINT
bits : 3 - 3 (1 bit)
access : read-write

CNTMOD60ROLLINTEN : Enable for the RTC Modulo-60 Count Roll-Over Interrupt Source
bits : 4 - 4 (1 bit)
access : read-write

PRESCALE2EXP : Prescale Power of 2 Division Factor for the RTC Base Clock
bits : 5 - 8 (4 bit)
access : read-write


SR2

RTC Status 2
address_offset : 0x2C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SR2 SR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CNTINT PSINT TRMINT CNTROLLINT CNTMOD60ROLLINT CNTROLL CNTMOD60ROLL TRMBDYMIR WPNDCR1MIR WPNDALM2MIR WSYNCCR1MIR WSYNCALM2MIR

CNTINT : RTC Count Interrupt Source
bits : 0 - 0 (1 bit)
access : read-write

PSINT : RTC Prescaled, Modulo-1 Boundary Interrupt Source
bits : 1 - 1 (1 bit)
access : read-write

TRMINT : RTC Trim Interrupt Source
bits : 2 - 2 (1 bit)
access : read-write

CNTROLLINT : RTC Count Roll-Over Interrupt Source
bits : 3 - 3 (1 bit)
access : read-write

CNTMOD60ROLLINT : RTC Modulo-60 Count Roll-Over Interrupt Source
bits : 4 - 4 (1 bit)
access : read-write

CNTROLL : RTC Count Roll-Over
bits : 5 - 5 (1 bit)
access : read-only

CNTMOD60ROLL : RTC Count Modulo-60 Roll-Over
bits : 6 - 6 (1 bit)
access : read-only

TRMBDYMIR : Mirror of MOD:RTCTRMBDY
bits : 7 - 7 (1 bit)
access : read-only

WPNDCR1MIR : Pending Status of Posted Writes to CR1
bits : 12 - 12 (1 bit)
access : read-only

WPNDALM2MIR : Pending Status of Posted Writes to ALM2
bits : 13 - 13 (1 bit)
access : read-only

WSYNCCR1MIR : Synchronization Status of Posted Writes to CR1
bits : 14 - 14 (1 bit)
access : read-only

WSYNCALM2MIR : Synchronization Status of Posted Writes to ALM2
bits : 15 - 15 (1 bit)
access : read-only


SNAP0

RTC Snapshot 0
address_offset : 0x30 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SNAP0 SNAP0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : Constituent Part of the 47-bit Input Capture Channel 0, Containing a Sticky Snapshot of CNT0
bits : 0 - 15 (16 bit)
access : read-only


SNAP1

RTC Snapshot 1
address_offset : 0x34 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SNAP1 SNAP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : Part of the 47-bit Input Capture Channel 0 Containing a Sticky Snapshot of CNT1
bits : 0 - 15 (16 bit)
access : read-only


SNAP2

RTC Snapshot 2
address_offset : 0x38 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SNAP2 SNAP2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : Part of the 47-bit Input Capture Channel 0 Containing a Sticky Snapshot of CNT2
bits : 0 - 14 (15 bit)
access : read-only


MOD

RTC Modulo
address_offset : 0x3C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MOD MOD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CNTMOD60 INCR TRMBDY CNT0_4TOZERO

CNTMOD60 : Modulo-60 Value of the RTC Count: CNT1 and CNT0
bits : 0 - 5 (6 bit)
access : read-only

INCR : Most Recent Increment Value Added to the RTC Count in CNT1 and CNT0
bits : 6 - 9 (4 bit)
access : read-only

TRMBDY : Trim Boundary Indicator
bits : 10 - 10 (1 bit)
access : read-only

CNT0_4TOZERO : Mirror of CNT0[4:0]
bits : 11 - 15 (5 bit)
access : read-only


SR0

RTC Status 0
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SR0 SR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ALMINT MOD60ALMINT ISOINT WPNDERRINT WSYNCINT WPNDINT WSYNCCR0 WSYNCSR0 WSYNCCNT0 WSYNCCNT1 WSYNCALM0 WSYNCALM1 WSYNCTRM ISOENB

ALMINT : Alarm Interrupt Source
bits : 1 - 1 (1 bit)
access : read-write

MOD60ALMINT : Modulo-60 RTC Alarm Interrupt Source
bits : 2 - 2 (1 bit)
access : read-write

ISOINT : RTC Power-Domain Isolation Interrupt Source
bits : 3 - 3 (1 bit)
access : read-write

WPNDERRINT : Write Pending Error Interrupt Source
bits : 4 - 4 (1 bit)
access : read-write

WSYNCINT : Write Synchronisation Interrupt
bits : 5 - 5 (1 bit)
access : read-write

WPNDINT : Write Pending Interrupt
bits : 6 - 6 (1 bit)
access : read-write

WSYNCCR0 : Synchronisation Status of Posted Writes to CR0
bits : 7 - 7 (1 bit)
access : read-only

WSYNCSR0 : Synchronisation Status of Posted Writes to SR0
bits : 8 - 8 (1 bit)
access : read-only

WSYNCCNT0 : Synchronisation Status of Posted Writes to CNT0
bits : 9 - 9 (1 bit)
access : read-only

WSYNCCNT1 : Synchronisation Status of Posted Writes to CNT1
bits : 10 - 10 (1 bit)
access : read-only

WSYNCALM0 : Synchronisation Status of Posted Writes to ALM0
bits : 11 - 11 (1 bit)
access : read-only

WSYNCALM1 : Synchronisation Status of Posted Writes to ALM1
bits : 12 - 12 (1 bit)
access : read-only

WSYNCTRM : Synchronisation Status of Posted Writes to TRM
bits : 13 - 13 (1 bit)
access : read-only

ISOENB : Visibility of 32kHz Sourced Registers
bits : 14 - 14 (1 bit)
access : read-only


CNT2

RTC Count 2
address_offset : 0x40 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CNT2 CNT2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : Fractional Bits of the RTC Real-Time Count
bits : 0 - 14 (15 bit)
access : read-only


ALM2

RTC Alarm 2
address_offset : 0x44 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALM2 ALM2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : Fractional Bits of the Alarm Target Time
bits : 0 - 14 (15 bit)
access : read-write


SR3

RTC Status 3
address_offset : 0x48 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SR3 SR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IC0IRQ IC2IRQ IC3IRQ IC4IRQ SS1FEIRQ SS2FEIRQ SS3FEIRQ SS4FEIRQ SS1IRQ SS2IRQ SS3IRQ SS4IRQ ALMINTMIR

IC0IRQ : Sticky Interrupt Source for the RTC Input Capture Channel 0
bits : 0 - 0 (1 bit)
access : read-write

IC2IRQ : Sticky Interrupt Source for the RTC Input Capture Channel 2
bits : 2 - 2 (1 bit)
access : read-write

IC3IRQ : Sticky Interrupt Source for the RTC Input Capture Channel 3
bits : 3 - 3 (1 bit)
access : read-write

IC4IRQ : Sticky Interrupt Source for the RTC Input Capture Channel 4
bits : 4 - 4 (1 bit)
access : read-write

SS1FEIRQ : Sticky Interrupt Source for the SensorStrobe Channel 1 Falling Edge
bits : 5 - 5 (1 bit)
access : read-write

SS2FEIRQ : Sticky Interrupt Source for the SensorStrobe Channel 2 Falling Edge
bits : 6 - 6 (1 bit)
access : read-write

SS3FEIRQ : Sticky Interrupt Source for the SensorStrobe Channel 3 Falling Edge
bits : 7 - 7 (1 bit)
access : read-write

SS4FEIRQ : Sticky Interrupt Source for the SensorStrobe Channel 4 Falling Edge
bits : 8 - 8 (1 bit)
access : read-write

SS1IRQ : Sticky Interrupt Source for SensorStrobe Channel 1
bits : 9 - 9 (1 bit)
access : read-write

SS2IRQ : Sticky Interrupt Source for the SensorStrobe Channel 2
bits : 10 - 10 (1 bit)
access : read-write

SS3IRQ : Sticky Interrupt Source for the SensorStrobe Channel 3
bits : 11 - 11 (1 bit)
access : read-write

SS4IRQ : Sticky Interrupt Source for the SensorStrobe Channel 4
bits : 12 - 12 (1 bit)
access : read-write

ALMINTMIR : Read-only Mirror of the SR0:ALMINT Interrupt Source
bits : 13 - 13 (1 bit)
access : read-only


CR2IC

RTC Control 2 for Configuring Input Capture Channels
address_offset : 0x4C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR2IC CR2IC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IC0EN IC2EN IC3EN IC4EN IC0LH IC2LH IC3LH IC4LH IC0IRQEN IC2IRQEN IC3IRQEN IC4IRQEN ICOWUSEN

IC0EN : Enable for the RTC Input Capture Channel 0
bits : 0 - 0 (1 bit)
access : read-write

IC2EN : Enable for the RTC Input Capture Channel 2
bits : 2 - 2 (1 bit)
access : read-write

IC3EN : Enable for the RTC Input Capture Channel 3
bits : 3 - 3 (1 bit)
access : read-write

IC4EN : Enable for the RTC Input Capture Channel 4
bits : 4 - 4 (1 bit)
access : read-write

IC0LH : Polarity of the Active-Going Capture Edge for the RTC Input Capture Channel 0
bits : 5 - 5 (1 bit)
access : read-write

IC2LH : Polarity of the Active-going Capture Edge for the Input Capture Channel 2
bits : 7 - 7 (1 bit)
access : read-write

IC3LH : Polarity of the Active-going Capture Edge for the Input Capture Channel 3
bits : 8 - 8 (1 bit)
access : read-write

IC4LH : Polarity of the Active-going Capture Edge for the Input Capture Channel 4
bits : 9 - 9 (1 bit)
access : read-write

IC0IRQEN : Interrupt Enable for the RTC Input Capture Channel 0
bits : 10 - 10 (1 bit)
access : read-write

IC2IRQEN : Interrupt Enable for the RTC Input Capture Channel 2
bits : 12 - 12 (1 bit)
access : read-write

IC3IRQEN : Interrupt Enable for the RTC Input Capture Channel 3
bits : 13 - 13 (1 bit)
access : read-write

IC4IRQEN : Interrupt Enable for the RTC Input Capture Channel 4
bits : 14 - 14 (1 bit)
access : read-write

ICOWUSEN : Enable Overwrite of Unread Snapshots for All Input Capture Channels
bits : 15 - 15 (1 bit)
access : read-write


CR3SS

RTC Control 3 for Configuring SensorStrobe Channel
address_offset : 0x50 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR3SS CR3SS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS1EN SS2EN SS3EN SS4EN SS1FEIRQEN SS2FEIRQEN SS3FEIRQEN SS4FEIRQEN SS1IRQEN SS2IRQEN SS3IRQEN SS4IRQEN

SS1EN : Enable for SensorStrobe Channel 1
bits : 1 - 1 (1 bit)
access : read-write

SS2EN : Enable for the SensorStrobe Channel 2
bits : 2 - 2 (1 bit)
access : read-write

SS3EN : Enable for the SensorStrobe Channel 3
bits : 3 - 3 (1 bit)
access : read-write

SS4EN : Enable for the SensorStrobe Channel 4
bits : 4 - 4 (1 bit)
access : read-write

SS1FEIRQEN : Falling Edge Interrupt Enable for the SensorStrobe Channel 1
bits : 5 - 5 (1 bit)
access : read-write

SS2FEIRQEN : Falling Edge Interrupt Enable for the SensorStrobe Channel 2
bits : 6 - 6 (1 bit)
access : read-write

SS3FEIRQEN : Falling Edge Interrupt Enable for the SensorStrobe Channel 3
bits : 7 - 7 (1 bit)
access : read-write

SS4FEIRQEN : Falling Edge Interrupt Enable for the SensorStrobe Channel 4
bits : 8 - 8 (1 bit)
access : read-write

SS1IRQEN : Interrupt Enable for SensorStrobe Channel 1
bits : 9 - 9 (1 bit)
access : read-write

SS2IRQEN : Posedge EdgeInterrupt Enable for the SensorStrobe Channel 2
bits : 10 - 10 (1 bit)
access : read-write

SS3IRQEN : Posedge EdgeInterrupt Enable for the SensorStrobe Channel 3
bits : 11 - 11 (1 bit)
access : read-write

SS4IRQEN : Posedge EdgeInterrupt Enable for the SensorStrobe Channel 4
bits : 12 - 12 (1 bit)
access : read-write


CR4SS

RTC Control 4 for Configuring SensorStrobe Channel
address_offset : 0x54 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR4SS CR4SS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS1MSKEN SS2MSKEN SS3MSKEN SS4MSKEN SS1POL SS2POL SS3POL SS4POL SS1ARLEN SS2ARLEN SS3ARLEN

SS1MSKEN : Enable for Thermometer-Code Masking of the SensorStrobe Channel 1
bits : 1 - 1 (1 bit)
access : read-write

Enumeration:

0 : NO_MSK

Do not apply a mask to SensorStrobe Channel 1 Register

1 : THERM_MSK

Apply thermometer decoded mask

End of enumeration elements list.

SS2MSKEN : Enable for Thermometer-Code Masking of the SensorStrobe Channel 2
bits : 2 - 2 (1 bit)
access : read-write

SS3MSKEN : Enable for Thermometer-Code Masking of the SensorStrobe Channel 3
bits : 3 - 3 (1 bit)
access : read-write

SS4MSKEN : Enable for Thermometer-Code Masking of the SensorStrobe Channel 4
bits : 4 - 4 (1 bit)
access : read-write

SS1POL : SensorSTrobe Channel 1 Polarity Control
bits : 5 - 5 (1 bit)
access : read-write

SS2POL : SensorStrobe Channel 2 Polarity Control
bits : 6 - 6 (1 bit)
access : read-write

SS3POL : SensorStrobe Channel 3 Polarity Control
bits : 7 - 7 (1 bit)
access : read-write

SS4POL : SensorStrobe Channel 4 Polarity Control
bits : 8 - 8 (1 bit)
access : read-write

SS1ARLEN : Enable for Fine Control on SensorStrobe Channel 1 Period and Duty Cycle
bits : 9 - 9 (1 bit)
access : read-write

SS2ARLEN : Enable for Fine Control on SensorStrobe Channel 2 Period and Duty Cycle
bits : 10 - 10 (1 bit)
access : read-write

SS3ARLEN : Enable for Fine Control on SensorStrobe Channel 3 Period and Duty Cycle
bits : 11 - 11 (1 bit)
access : read-write


SSMSK

RTC Mask for SensorStrobe Channel
address_offset : 0x58 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SSMSK SSMSK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS1MSK SS2MSK SS3MSK SS4MSK

SS1MSK : Concatenation of Thermometer-Encoded Masks for the 16-bit SensorStrobe Channels
bits : 0 - 3 (4 bit)
access : read-write

SS2MSK : SensorStrobe Channel 2 Period Control
bits : 4 - 7 (4 bit)
access : read-write

SS3MSK : SensorStrobe Channel 3 Period Control
bits : 8 - 11 (4 bit)
access : read-write

SS4MSK : SensorStrobe Channel 4 Period Control
bits : 12 - 15 (4 bit)
access : read-write


IC2

RTC Input Capture Channel 2
address_offset : 0x64 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IC2 IC2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IC2

IC2 : RTC Input Capture Channel 2
bits : 0 - 15 (16 bit)
access : read-only


IC3

RTC Input Capture Channel 3
address_offset : 0x68 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IC3 IC3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IC3

IC3 : RTC Input Capture Channel 3
bits : 0 - 15 (16 bit)
access : read-only


IC4

RTC Input Capture Channel 4
address_offset : 0x6C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IC4 IC4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IC4

IC4 : RTC Input Capture Channel 4
bits : 0 - 15 (16 bit)
access : read-only


SS1

RTC SensorStrobe Channel 1
address_offset : 0x70 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SS1 SS1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS1

SS1 : SensorStrobe Channel 1
bits : 0 - 15 (16 bit)
access : read-write


SS2

RTC SensorStrobe Channel 2
address_offset : 0x74 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SS2 SS2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS2

SS2 : SensorStrobe Channel 2
bits : 0 - 15 (16 bit)
access : read-write


SS3

RTC SensorStrobe Channel 3
address_offset : 0x78 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SS3 SS3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS3

SS3 : SensorStrobe Channel 3
bits : 0 - 15 (16 bit)
access : read-write


SS4

RTC SensorStrobe Channel 4
address_offset : 0x7C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SS4 SS4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS4

SS4 : SensorStrobe Channel 4
bits : 0 - 15 (16 bit)
access : read-write


SR1

RTC Status 1
address_offset : 0x8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SR1 SR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WPNDCR0 WPNDSR0 WPNDCNT0 WPNDCNT1 WPNDALM0 WPNDALM1 WPNDTRM

WPNDCR0 : Pending Status of Posted Writes to CR0
bits : 7 - 7 (1 bit)
access : read-only

WPNDSR0 : Pending Status of Posted Clearances of Interrupt Sources in SR0
bits : 8 - 8 (1 bit)
access : read-only

WPNDCNT0 : Pending Status of Posted Writes to CNT0
bits : 9 - 9 (1 bit)
access : read-only

WPNDCNT1 : Pending Status of Posted Writes to CNT1
bits : 10 - 10 (1 bit)
access : read-only

WPNDALM0 : Pending Status of Posted Writes to ALM0
bits : 11 - 11 (1 bit)
access : read-only

WPNDALM1 : Pending Status of Posted Writes to ALM1
bits : 12 - 12 (1 bit)
access : read-only

WPNDTRM : Pending Status of Posted Writes to TRM
bits : 13 - 13 (1 bit)
access : read-only


SR4

RTC Status 4
address_offset : 0x80 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SR4 SR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WSYNCSR3 WSYNCCR2IC WSYNCCR3SS WSYNCCR4SS WSYNCSSMSK WSYNCSS1 WSYNCSS2 WSYNCSS3 WSYNCSS4 RSYNCIC0 RSYNCIC2 RSYNCIC3 RSYNCIC4 WSYNCSSMSKOT

WSYNCSR3 : Synchronisation Status of Posted Writes to SR3
bits : 0 - 0 (1 bit)
access : read-only

WSYNCCR2IC : Synchronization Status of Posted Writes to RTC Control 2 for Configuring Input Capture Channels Register
bits : 1 - 1 (1 bit)
access : read-only

WSYNCCR3SS : Synchronization Status of Posted Writes to RTC Control 3 for Configuring SensorStrobe Channel Register
bits : 2 - 2 (1 bit)
access : read-only

WSYNCCR4SS : Synchronization Status of Posted Writes to RTC Control 4 for Configuring SensorStrobe Channel Register
bits : 3 - 3 (1 bit)
access : read-only

WSYNCSSMSK : Synchronization Status of Posted Writes to Masks for SensorStrobe Channel Register
bits : 4 - 4 (1 bit)
access : read-only

WSYNCSS1 : Synchronization Status of Posted Writes to SensorStrobe Channel 1
bits : 6 - 6 (1 bit)
access : read-only

WSYNCSS2 : Synchronization Status of Posted Writes to SensorStrobe Channel 2
bits : 7 - 7 (1 bit)
access : read-only

WSYNCSS3 : Synchronization Status of Posted Writes to SensorStrobe Channel 3
bits : 8 - 8 (1 bit)
access : read-only

WSYNCSS4 : Synchronization Status of Posted Writes to SensorStrobe Channel 4
bits : 9 - 9 (1 bit)
access : read-only

RSYNCIC0 : Synchronization Status of Posted Reads of RTC Input Channel 0
bits : 10 - 10 (1 bit)
access : read-only

RSYNCIC2 : Synchronization Status of Posted Reads of RTC Input Channel 2
bits : 12 - 12 (1 bit)
access : read-only

RSYNCIC3 : Synchronization Status of Posted Reads of RTC Input Channel 3
bits : 13 - 13 (1 bit)
access : read-only

RSYNCIC4 : Synchronization Status of Posted Reads of RTC Input Channel 4
bits : 14 - 14 (1 bit)
access : read-only

WSYNCSSMSKOT : Synchronization Status of Posted Reads Writes to Mask for SensorStrobe Channels on Time Control Register
bits : 15 - 15 (1 bit)
access : read-only


SR5

RTC Status 5
address_offset : 0x84 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SR5 SR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WPENDSR3 WPENDCR2IC WPENDCR3SS WPENDCR4SS WPENDSSMSK WPENDSS1 WPENDSS2 WPENDSS3 WPENDSS4 RPENDIC0 RPENDIC2 RPENDIC3 RPENDIC4 WPENDSSMSKOT

WPENDSR3 : Pending Status of Posted Clearances of Interrupt Sources in RTC Status 3 Register
bits : 0 - 0 (1 bit)
access : read-only

WPENDCR2IC : Pending Status of Posted Writes to RTC Control 2 for Configuring Input Capture Channels Register
bits : 1 - 1 (1 bit)
access : read-only

WPENDCR3SS : Pending Status of Posted Writes to RTC Control 3 for Configuring SensorStrobe Channel Register
bits : 2 - 2 (1 bit)
access : read-only

WPENDCR4SS : Pending Status of Posted Writes to RTC Control 4 for Configuring SensorStrobe Channel Register
bits : 3 - 3 (1 bit)
access : read-only

WPENDSSMSK : Pending Status of Posted Writes to RTC Masks for SensorStrobe Channel Register
bits : 4 - 4 (1 bit)
access : read-only

WPENDSS1 : Pending Status of Posted Writes to SensorStrobe Channel 1
bits : 6 - 6 (1 bit)
access : read-only

WPENDSS2 : Pending Status of Posted Writes to SensorStrobe Channel 2
bits : 7 - 7 (1 bit)
access : read-only

WPENDSS3 : Pending Status of Posted Writes to SensorStrobe Channel 3
bits : 8 - 8 (1 bit)
access : read-only

WPENDSS4 : Pending Status of Posted Writes to SensorStrobe Channel 4
bits : 9 - 9 (1 bit)
access : read-only

RPENDIC0 : Pending Status of Posted Reads of Input Capture Channel 0
bits : 10 - 10 (1 bit)
access : read-only

RPENDIC2 : Pending Status of Posted Reads of IC2
bits : 12 - 12 (1 bit)
access : read-only

RPENDIC3 : Pending Status of Posted Reads of IC3
bits : 13 - 13 (1 bit)
access : read-only

RPENDIC4 : Pending Status of Posted Reads of IC4
bits : 14 - 14 (1 bit)
access : read-only

WPENDSSMSKOT : Pending Status of Posted Writes to RTC Masks for SensorStrobe Channel Register
bits : 15 - 15 (1 bit)
access : read-only


SR6

RTC Status 6
address_offset : 0x88 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SR6 SR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IC0UNR IC2UNR IC3UNR IC4UNR IC0SNAP FRZCNTPTR

IC0UNR : Sticky Unread Status of the Input Capture Channel 0
bits : 0 - 0 (1 bit)
access : read-only

IC2UNR : Sticky Unread Status of the Input Capture Channel 2
bits : 2 - 2 (1 bit)
access : read-only

IC3UNR : Sticky Unread Status of the Input Capture Channel 3
bits : 3 - 3 (1 bit)
access : read-only

IC4UNR : Sticky Unread Status of the Input Capture Channel 4
bits : 4 - 4 (1 bit)
access : read-only

IC0SNAP : Confirmation That RTC Snapshot 0, 1, 2 Registers Reflect the Value of Input-Capture Channel RTC Input Capture Channel 0
bits : 8 - 8 (1 bit)
access : read-only

FRZCNTPTR : Pointer for the Triple-Read Sequence of FRZCNT
bits : 9 - 10 (2 bit)
access : read-only


SS1TGT

RTC SensorStrobe Channel 1 Target
address_offset : 0x8C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SS1TGT SS1TGT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS1TGT

SS1TGT : Current Target Value for the SensorStrobe Channel 1
bits : 0 - 15 (16 bit)
access : read-only


FRZCNT

RTC Freeze Count
address_offset : 0x90 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FRZCNT FRZCNT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FRZCNT

FRZCNT : RTC Freeze Count. Coherent, Triple 16-Bit Read of the 47-Bit RTC Count
bits : 0 - 15 (16 bit)
access : read-only


SS2TGT

RTC SensorStrobe Channel 2 Target
address_offset : 0x94 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SS2TGT SS2TGT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS2TGT

SS2TGT : Current, Cumulative Target Time for SensorStrobe Channel 2, Taking Account of Any Auto-reloading
bits : 0 - 15 (16 bit)
access : read-only


SS3TGT

RTC SensorStrobe Channel 3 Target
address_offset : 0x98 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SS3TGT SS3TGT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS3TGT

SS3TGT : Current, Cumulative Target Time for SensorStrobe Channel 3, Taking Account of Any Auto-reloading
bits : 0 - 15 (16 bit)
access : read-only


SS1LOWDUR

RTC Auto-Reload Low Duration for SensorStrobe Channel 1
address_offset : 0xA0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SS1LOWDUR SS1LOWDUR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS1LOWDUR

SS1LOWDUR : Low Duration for SensorStrobe Channel 1
bits : 0 - 15 (16 bit)
access : read-write


SS2LOWDUR

RTC Auto-Reload Low Duration for SensorStrobe Channel 2
address_offset : 0xA4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SS2LOWDUR SS2LOWDUR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS2LOWDUR

SS2LOWDUR : Low Duration for SensorStrobe Channel 2
bits : 0 - 15 (16 bit)
access : read-write


SS3LOWDUR

RTC Auto-Reload Low Duration for SensorStrobe Channel 3
address_offset : 0xA8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SS3LOWDUR SS3LOWDUR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS3LOWDUR

SS3LOWDUR : Low Duration for SensorStrobe Channel 3
bits : 0 - 15 (16 bit)
access : read-write


SS1HIGHDUR

RTC Auto-Reload High Duration for SensorStrobe Channel 1
address_offset : 0xB0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SS1HIGHDUR SS1HIGHDUR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS1HIGHDUR

SS1HIGHDUR : High Duration for SensorStrobe Channel 1
bits : 0 - 15 (16 bit)
access : read-write


SS2HIGHDUR

RTC Auto-Reload High Duration for SensorStrobe Channel 2
address_offset : 0xB4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SS2HIGHDUR SS2HIGHDUR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS2HIGHDUR

SS2HIGHDUR : High Duration for SensorStrobe Channel 2
bits : 0 - 15 (16 bit)
access : read-write


SS3HIGHDUR

RTC Auto-Reload High Duration for SensorStrobe Channel 3
address_offset : 0xB8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SS3HIGHDUR SS3HIGHDUR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS3HIGHDUR

SS3HIGHDUR : High Duration for SensorStrobe Channel 3
bits : 0 - 15 (16 bit)
access : read-write


CNT0

RTC Count 0
address_offset : 0xC Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CNT0 CNT0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VALUE

VALUE : Lower 16 Prescaled (Non-Fractional) Bits of the RTC Real-Time Count
bits : 0 - 15 (16 bit)
access : read-write


SSMSKOT

RTC Masks for SensorStrobe Channels on Time Control
address_offset : 0xC0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SSMSKOT SSMSKOT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS1MSKOT SS2MSKOT SS3MSKOT SS4MSKOT

SS1MSKOT : Concatenation of Thermometer-encoded Masks for the 16-bit SensorStrobe Channels
bits : 0 - 3 (4 bit)
access : read-write

SS2MSKOT : SensorStrobe Channel 2 on Time Control
bits : 4 - 7 (4 bit)
access : read-write

SS3MSKOT : SensorStrobe Channel 3 on Time Control
bits : 8 - 11 (4 bit)
access : read-write

SS4MSKOT : SensorStrobe Channel 4 on Time Control
bits : 12 - 15 (4 bit)
access : read-write


CR5SSS

RTC Control 5 for Configuring SensorStrobe Channel GPIO Sampling
address_offset : 0xC4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR5SSS CR5SSS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS1SMPEN SS1SMPMTCHIRQEN SS2SMPEN SS2SMPMTCHIRQEN SS3SMPEN SS3SMPMTCHIRQEN

SS1SMPEN : GPIO Input Sample Enable for SensorStrobe Channel 1
bits : 0 - 2 (3 bit)
access : read-write

SS1SMPMTCHIRQEN : Sample Activity Interrupt Enable for SensorStrobe Channel 1
bits : 3 - 3 (1 bit)
access : read-write

SS2SMPEN : GPIO Input Sample Enable for SensorStrobe Channel 2
bits : 4 - 6 (3 bit)
access : read-write

SS2SMPMTCHIRQEN : Sample Activity Interrupt Enable for SensorStrobe Channel 2
bits : 7 - 7 (1 bit)
access : read-write

SS3SMPEN : GPIO Input Sample Enable for SensorStrobe Channel 3
bits : 8 - 10 (3 bit)
access : read-write

SS3SMPMTCHIRQEN : Sample Activity Interrupt Enable for SensorStrobe Channel 3
bits : 11 - 11 (1 bit)
access : read-write


CR6SSS

RTC Control 6 for Configuring SensorStrobe Channel GPIO Sampling Edge
address_offset : 0xC8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR6SSS CR6SSS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS1SMPONFE SS1SMPONRE SS2SMPONFE SS2SMPONRE SS3SMPONFE SS3SMPONRE

SS1SMPONFE : GPIO Sample Around Falling Edge of SensorStrobe Channel 1
bits : 0 - 1 (2 bit)
access : read-write

Enumeration:

0 : SS1NOFES

No sampling of input around falling edge

1 : SS1BFES

Input sampled one clock cycle before falling edge of the SensorStrobe channel 1

2 : SS1FES

Input sampled at falling edge of the SensorStrobe channel 1

3 : SS1AFES

Input sampled one clock cycle after falling edge of the SensorStrobe channel 1

End of enumeration elements list.

SS1SMPONRE : GPIO Sample Around Rising Edge of SensorStrobe Channel 1
bits : 2 - 3 (2 bit)
access : read-write

Enumeration:

0 : SS1NORES

No sampling of input around rising edge

1 : SS1BRES

Input sampled one clock cycle before rising edge of the SensorStrobe channel 1

2 : SS1RES

Input sampled at rising edge of the SensorStrobe channel 1

3 : SS1ARES

Input sampled one clock cycle after rising edge of the SensorStrobe channel 1

End of enumeration elements list.

SS2SMPONFE : GPIO Sample Around Falling Edge of SensorStrobe Channel 2
bits : 4 - 5 (2 bit)
access : read-write

Enumeration:

0 : SS2NOFES

No sampling of input around falling edge

1 : SS2BFES

Input sampled one clock cycle before falling edge of the SensorStrobe channel 2

2 : SS2FES

Input sampled at falling edge of the SensorStrobe channel 2

3 : SS2AFES

Input sampled one clock cycle after falling edge of the SensorStrobe channel 2

End of enumeration elements list.

SS2SMPONRE : GPIO Sample Around Rising Edge of SensorStrobe Channel 2
bits : 6 - 7 (2 bit)
access : read-write

Enumeration:

0 : SS2NORES

No sampling of input around rising edge

1 : SS2BRES

Input sampled one clock cycle before rising edge of the SensorStrobe channel 2

2 : SS2RES

Input sampled at rising edge of the SensorStrobe channel 2

3 : SS2ARES

Input sampled one clock cycle after rising edge of the SensorStrobe channel 2

End of enumeration elements list.

SS3SMPONFE : GPIO Sample Around Falling Edge of SensorStrobe Channel 3
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

0 : SS3NOFES

No sampling of input around falling edge

1 : SS3BFES

Input sampled one clock cycle before falling edge of the SensorStrobe channel 3

2 : SS3FES

Input sampled at falling edge of the SensorStrobe channel 3

3 : SS3AFES

Input sampled one clock cycle after falling edge of the SensorStrobe channel 3

End of enumeration elements list.

SS3SMPONRE : GPIO Sample Around Rising Edge of SensorStrobe Channel 3
bits : 10 - 11 (2 bit)
access : read-write

Enumeration:

0 : SS3NORES

No sampling of input around rising edge

1 : SS3BRES

Input sampled one clock cycle before rising edge of the SensorStrobe channel 3

2 : SS3RES

Input sampled at rising edge of the SensorStrobe channel 3

3 : SS3ARES

Input sampled one clock cycle after rising edge of the SensorStrobe channel 3

End of enumeration elements list.


CR7SSS

RTC Control 7 for Configuring SensorStrobe Channel GPIO Sampling Activity
address_offset : 0xCC Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR7SSS CR7SSS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS1SMPEXP SS1SMPPTRN SS2SMPEXP SS2SMPPTRN SS3SMPEXP SS3SMPPTRN

SS1SMPEXP : Expected GPIO Sample for SensorStrobe Channel 1
bits : 0 - 2 (3 bit)
access : read-write

SS1SMPPTRN : Sample Activity Selection for SensorStrobe Channel 1
bits : 3 - 4 (2 bit)
access : read-write

Enumeration:

0 : SS1SMPCHNG

Current GPIO sample is not same as previous sample

1 : SS1SMPSAME

Current GPIO sample is same as previous sample

2 : SS1SMPMTCH

Current GPIO sample is same as expected sample

3 : SS1SMPNOMTCH

Current GPIO sample is not same as expected sample

End of enumeration elements list.

SS2SMPEXP : Expected GPIO Sample for SensorStrobe Channel 2
bits : 5 - 7 (3 bit)
access : read-write

SS2SMPPTRN : Sample Activity Selection for SensorStrobe Channel 2
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

0 : SS2SMPCHNG

Current GPIO sample is not same as previous sample

1 : SS2SMPSAME

Current GPIO sample is same as previous sample

2 : SS2SMPMTCH

Current GPIO sample is same as expected sample

3 : SS2SMPNOMTCH

Current GPIO sample is not same as expected sample

End of enumeration elements list.

SS3SMPEXP : Expected GPIO Sample for SensorStrobe Channel 3
bits : 10 - 12 (3 bit)
access : read-write

SS3SMPPTRN : Sample Activity Selection for SensorStrobe Channel 3
bits : 13 - 14 (2 bit)
access : read-write

Enumeration:

0 : SS3SMPCHNG

Current GPIO sample is not same as previous sample

1 : SS3SMPSAME

Current GPIO sample is same as previous sample

2 : SS3SMPMTCH

Current GPIO sample is same as expected sample

3 : SS3SMPNOMTCH

Current GPIO sample is not same as expected sample

End of enumeration elements list.


SR7

RTC Status 7
address_offset : 0xD0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SR7 SR7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS1SMP SS1SMPMTCHIRQ SS2SMP SS2SMPMTCHIRQ SS3SMP SS3SMPMTCHIRQ SS1OUT SS2OUT SS3OUT SS4OUT

SS1SMP : Latest GPIO Sample for SensorStrobe Channel 1
bits : 0 - 2 (3 bit)
access : read-only

SS1SMPMTCHIRQ : Sticky Status of GPIO Sample Pattern Match for SensorStrobe Channel 1
bits : 3 - 3 (1 bit)
access : read-write

SS2SMP : Latest GPIO Sample for SensorStrobe Channel 2
bits : 4 - 6 (3 bit)
access : read-only

SS2SMPMTCHIRQ : Sticky Status of GPIO Sample Pattern Match for SensorStrobe Channel 2
bits : 7 - 7 (1 bit)
access : read-write

SS3SMP : Latest GPIO Sample for SensorStrobe Channel 3
bits : 8 - 10 (3 bit)
access : read-only

SS3SMPMTCHIRQ : Sticky Status of GPIO Sample Pattern Match for SensorStrobe Channel 3
bits : 11 - 11 (1 bit)
access : read-write

SS1OUT : Output Value for SensorStrobe Channel 1
bits : 12 - 12 (1 bit)
access : read-only

SS2OUT : Output Value for SensorStrobe Channel 2
bits : 13 - 13 (1 bit)
access : read-only

SS3OUT : Output Value for SensorStrobe Channel 3
bits : 14 - 14 (1 bit)
access : read-only

SS4OUT : Output Value for SensorStrobe Channel 4
bits : 15 - 15 (1 bit)
access : read-only


SR8

RTC Status 8
address_offset : 0xD4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SR8 SR8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WSYNCSS1LOWDUR WSYNCSS2LOWDUR WSYNCSS3LOWDUR WSYNCSS1HIGHDUR WSYNCSS2HIGHDUR WSYNCSS3HIGHDUR WSYNCCR5SSS WSYNCCR6SSS WSYNCCR7SSS WSYNCSR7 WSYNCGPMUX0 WSYNCGPMUX1

WSYNCSS1LOWDUR : Synchronisation Status of Posted Writes to SensorStrobe Channel 1 Low Duration Register
bits : 0 - 0 (1 bit)
access : read-only

WSYNCSS2LOWDUR : Synchronisation Status of Posted Writes to SensorStrobe Channel 2 Low Duration Register
bits : 1 - 1 (1 bit)
access : read-only

WSYNCSS3LOWDUR : Synchronisation Status of Posted Writes to SensorStrobe Channel 3 Low Duration Register
bits : 2 - 2 (1 bit)
access : read-only

WSYNCSS1HIGHDUR : Synchronisation Status of Posted Writes to SensorStrobe Channel 1 High Duration Register
bits : 4 - 4 (1 bit)
access : read-only

WSYNCSS2HIGHDUR : Synchronisation Status of Posted Writes to SensorStrobe Channel 2 High Duration Register
bits : 5 - 5 (1 bit)
access : read-only

WSYNCSS3HIGHDUR : Synchronisation Status of Posted Writes to SensorStrobe Channel 3 High Duration Register
bits : 6 - 6 (1 bit)
access : read-only

WSYNCCR5SSS : Synchronisation Status of Posted Writes to Control 5 for Configuring SensorStrobe Channel Register
bits : 8 - 8 (1 bit)
access : read-only

WSYNCCR6SSS : Synchronisation Status of Posted Writes to Control 6 for Configuring SensorStrobe Channel Register
bits : 9 - 9 (1 bit)
access : read-only

WSYNCCR7SSS : Synchronisation Status of Posted Writes to Control 7 for Configuring SensorStrobe Channel Register
bits : 10 - 10 (1 bit)
access : read-only

WSYNCSR7 : Synchronisation Status of Posted Writes to Status 7 Register
bits : 11 - 11 (1 bit)
access : read-only

WSYNCGPMUX0 : Synchronisation Status of Posted Writes to GPIO Pin Mux Control Register 0
bits : 12 - 12 (1 bit)
access : read-only

WSYNCGPMUX1 : Synchronisation Status of Posted Writes to GPIO Pin Mux Control Register 1
bits : 13 - 13 (1 bit)
access : read-only


SR9

RTC Status 9
address_offset : 0xD8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SR9 SR9 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WPENDSS1LOWDUR WPENDSS2LOWDUR WPENDSS3LOWDUR WPENDSS1HIGHDUR WPENDSS2HIGHDUR WPENDSS3HIGHDUR WPENDCR5SSS WPENDCR6SSS WPENDCR7SSS WPENDSR7 WPENDGPMUX0 WPENDGPMUX1

WPENDSS1LOWDUR : Pending Status of Posted Writes to SensortStrobe Channel 1 Low Duration Register
bits : 0 - 0 (1 bit)
access : read-only

WPENDSS2LOWDUR : Pending Status of Posted Writes to SensortStrobe Channel 2 Low Duration Register
bits : 1 - 1 (1 bit)
access : read-only

WPENDSS3LOWDUR : Pending Status of Posted Writes to SensortStrobe Channel 3 Low Duration Register
bits : 2 - 2 (1 bit)
access : read-only

WPENDSS1HIGHDUR : Pending Status of Posted Writes to SensortStrobe Channel 1 High Duration Register
bits : 4 - 4 (1 bit)
access : read-only

WPENDSS2HIGHDUR : Pending Status of Posted Writes to SensortStrobe Channel 2 High Duration Register
bits : 5 - 5 (1 bit)
access : read-only

WPENDSS3HIGHDUR : Pending Status of Posted Writes to SensortStrobe Channel 3 High Duration Register
bits : 6 - 6 (1 bit)
access : read-only

WPENDCR5SSS : Pending Status of Posted Writes to Control 5 for Configuring SensorStrobe Channel Register
bits : 8 - 8 (1 bit)
access : read-only

WPENDCR6SSS : Pending Status of Posted Writes to Control 6 for Configuring SensorStrobe Channel Register
bits : 9 - 9 (1 bit)
access : read-only

WPENDCR7SSS : Pending Status of Posted Writes to Control 7 for Configuring SensorStrobe Channel Register
bits : 10 - 10 (1 bit)
access : read-only

WPENDSR7 : Pending Status of Posted Writes to SR7
bits : 11 - 11 (1 bit)
access : read-only

WPENDGPMUX0 : Pending Status of Posted Writes to GPMUX0
bits : 12 - 12 (1 bit)
access : read-only

WPENDGPMUX1 : Pending Status of Posted Writes to GPMUX1
bits : 13 - 13 (1 bit)
access : read-only


GPMUX0

RTC GPIO Pin Mux Control Register 0
address_offset : 0xE0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPMUX0 GPMUX0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS1GPIN0SEL SS1GPIN1SEL SS1GPIN2SEL SS2GPIN0SEL SS2GPIN1SEL

SS1GPIN0SEL : GPIO Mux Selection for SensorStrobe Channel 1 Input0
bits : 0 - 2 (3 bit)
access : read-write

SS1GPIN1SEL : GPIO Mux Selection for SensorStrobe Channel 1 Input 1
bits : 3 - 5 (3 bit)
access : read-write

SS1GPIN2SEL : GPIO Mux Selection for SensorStrobe Channel 1 Input 2
bits : 6 - 8 (3 bit)
access : read-write

SS2GPIN0SEL : GPIO Mux Selection for SensorStrobe Channel 2 Input 0
bits : 9 - 11 (3 bit)
access : read-write

SS2GPIN1SEL : GPIO Mux Selection for SensorStrobe Channel 2 Input 1
bits : 12 - 14 (3 bit)
access : read-write


GPMUX1

RTC GPIO Pin Mux Control Register 1
address_offset : 0xE4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPMUX1 GPMUX1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS2GPIN2SEL SS3GPIN0SEL SS3GPIN1SEL SS3GPIN2SEL SS1DIFFOUT SS3DIFFOUT

SS2GPIN2SEL : GPIO Mux Selection for SensorStrobe Channel 2 Input 2
bits : 0 - 2 (3 bit)
access : read-write

SS3GPIN0SEL : GPIO Mux Selection for SensorStrobe Channel 3 Input 0
bits : 3 - 5 (3 bit)
access : read-write

SS3GPIN1SEL : GPIO Mux Selection for SensorStrobe Channel 3 Input 1
bits : 6 - 8 (3 bit)
access : read-write

SS3GPIN2SEL : GPIO Mux Selection for SensorStrobe Channel 3 Input 2
bits : 9 - 11 (3 bit)
access : read-write

SS1DIFFOUT : Differential SensorStrobe Out Option for SensorStrobe Channel 1
bits : 14 - 14 (1 bit)
access : read-write

SS3DIFFOUT : Differential SensorStrobe Out Option for SensorStrobe Channel 3
bits : 15 - 15 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.