\n
address_offset : 0x0 Bytes (0x0)
size : 0x2000 byte (0x0)
mem_usage : registers
protection : not protected
Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GLCK : Global Lock
bits : 0 - 7 (8 bit)
access : read-write
PINTEN : Protection Violation Interrupt Enable
bits : 14 - 14 (1 bit)
access : read-write
WPLCK : Write Protect Register Lock
bits : 16 - 16 (1 bit)
access : read-write
APLCK : Access Protect Register Lock
bits : 18 - 18 (1 bit)
access : read-write
TOMON : Timeout Monitor
bits : 20 - 20 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x1000 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x100C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Interrupt Details Register
address_offset : 0x1080 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SECURE : Secure Status
bits : 0 - 0 (1 bit)
access : read-only
RNW : Read/Write Status
bits : 1 - 1 (1 bit)
access : read-only
ID : ID of Transaction
bits : 8 - 23 (16 bit)
access : read-only
Interrupt Address Register
address_offset : 0x1084 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VALUE : Violation Address
bits : 0 - 31 (32 bit)
access : read-only
Write Protect Register n
address_offset : 0x1418 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x1804 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x1828 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x1C3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Device Configuration Register
address_offset : 0x1FC8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ITYPE : Interface Type
bits : 0 - 2 (3 bit)
access : read-only
NS : No Security
bits : 4 - 4 (1 bit)
access : read-only
CMCNT : Core Master Count
bits : 6 - 10 (5 bit)
access : read-only
SMCNT : System Master Count
bits : 11 - 15 (5 bit)
access : read-only
ENDPTCNT : End Point Count
bits : 16 - 24 (9 bit)
access : read-only
Device Type Identifier Register
address_offset : 0x1FCC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VALUE : Device Type
bits : 0 - 31 (32 bit)
access : read-only
Peripheral ID4 Register
address_offset : 0x1FD0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
JEOP106CC : JEOP106 continuation code (number of leading 0x7Fs)
bits : 0 - 3 (4 bit)
access : read-only
SIZE : Number of 4k blocks
bits : 4 - 7 (4 bit)
access : read-only
Peripheral ID5 Register
address_offset : 0x1FD4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUTUREUSE : For future use
bits : 0 - 7 (8 bit)
access : read-only
Peripheral ID6 Register
address_offset : 0x1FD8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUTUREUSE : For future use
bits : 0 - 7 (8 bit)
access : read-only
Peripheral ID7 Register
address_offset : 0x1FDC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FUTUREUSE : For future use
bits : 0 - 7 (8 bit)
access : read-only
Peripheral ID0 Register
address_offset : 0x1FE0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PARTNUM : PARTNUM[7:0] Part number for component identification. SPU in this case
bits : 0 - 7 (8 bit)
access : read-only
Peripheral ID1 Register
address_offset : 0x1FE4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PARTNUM : PARTNUM[11:8] Part number for component identification. SPU in this case
bits : 0 - 3 (4 bit)
access : read-only
JEP106 : JEDEC JEP106 Manufacturer ID code
bits : 4 - 31 (28 bit)
access : read-only
Peripheral ID2 Register
address_offset : 0x1FE8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
JEP106 : JEDEC JEP106 Manufacturer ID code
bits : 0 - 2 (3 bit)
access : read-only
JEDECASGN : A JEDEC Assigned Value is Used. Indicates that a JEDEC assigned value is used.
bits : 3 - 3 (1 bit)
access : read-only
REV : Peripheral Revision
bits : 4 - 7 (4 bit)
access : read-only
Peripheral ID3 Register
address_offset : 0x1FEC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CUSTMOD : Customer Modified
bits : 0 - 3 (4 bit)
access : read-only
REVAND : Metal fix revision
bits : 4 - 7 (4 bit)
access : read-only
Component ID0 Register
address_offset : 0x1FF0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PREAMBLE : Component ID Preamble. Identifies this as a Component ID Register
bits : 0 - 7 (8 bit)
access : read-only
Component ID1 Register
address_offset : 0x1FF4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PREAMBLE : Component ID Preamble. Identifies this as a Component ID Register
bits : 0 - 3 (4 bit)
access : read-only
COMPCLASS : Component Class
bits : 4 - 7 (4 bit)
access : read-only
Component ID2 Register
address_offset : 0x1FF8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PREAMBLE : Component ID Preamble. Identifies this as a Component ID Register
bits : 0 - 7 (8 bit)
access : read-only
Component ID3 Register
address_offset : 0x1FFC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PREAMBLE : Component ID Preamble. Identifies this as a Component ID Register
bits : 0 - 7 (8 bit)
access : read-only
Access Protect Register n
address_offset : 0x200C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x2054 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x2470 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x2818 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x2890 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x2CB4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x3028 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x30DC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x3508 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x383C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x3938 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x3D6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Status Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GLCK : Global Lock Status
bits : 0 - 0 (1 bit)
access : read-only
VIRQ : Violation Interrupt Request
bits : 12 - 12 (1 bit)
access : read-write
TIRQ : Timeout Interrupt
bits : 13 - 13 (1 bit)
access : read-write
TOERR : Timeout Error
bits : 29 - 29 (1 bit)
access : read-only
ADDRERR : Address Error
bits : 30 - 30 (1 bit)
access : read-write
LWERR : Lock Write Error
bits : 31 - 31 (1 bit)
access : read-write
Timeout Register
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VALUE : Timeout Counter Value
bits : 0 - 15 (16 bit)
access : read-write
Write Protect Register n
address_offset : 0x400 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x404 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x4054 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x408 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x40C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x410 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x414 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x418 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x41A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x41C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x420 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x424 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x428 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x42C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x430 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x434 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x438 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x43C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x440 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x444 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x448 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x44C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x45E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x4870 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x4A20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x4E64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x5090 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x52AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x56F8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x58B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x60DC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x6908 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x7138 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x796C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0x800 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x800 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x804 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x808 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x80C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x810 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x814 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x818 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x81A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x81C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x820 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x824 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x828 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x82C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x830 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x834 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x838 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x83C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x840 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x844 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x848 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x84C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x89E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x9220 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0x9A64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0xA2AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Access Protect Register n
address_offset : 0xAAF8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMAn : Core Master x Access Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMAn : System Master x Access Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Write Protect Register n
address_offset : 0xC04 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMn : Core Master x Write Protect Enable
bits : 0 - 1 (2 bit)
access : read-write
SMn : System Master x Write Protect Enable
bits : 16 - 16 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.