\n
address_offset : 0x0 Bytes (0x0)
size : 0x50 byte (0x0)
mem_usage : registers
protection : not protected
Cache Type Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RANDP : Random Selection Policy Supported
bits : 2 - 2 (1 bit)
access : read-only
LRUP : Least Recently Used Policy Supported
bits : 3 - 3 (1 bit)
access : read-only
RRP : Random Selection Policy Supported
bits : 4 - 4 (1 bit)
access : read-only
WAYNUM : Number of Way
bits : 5 - 6 (2 bit)
access : read-only
Enumeration:
0x0 : DMAPPED
Direct Mapped Cache
0x1 : ARCH2WAY
2-WAY set associative
0x2 : ARCH4WAY
4-WAY set associative
0x3 : ARCH8WAY
8-WAY set associative
End of enumeration elements list.
LCKDOWN : Lock Down Supported
bits : 7 - 7 (1 bit)
access : read-only
CSIZE : Cache Size
bits : 8 - 10 (3 bit)
access : read-only
Enumeration:
0x0 : CSIZE_1KB
Cache Size 1 Kbytes
0x1 : CSIZE_2KB
Cache Size 2 Kbytes
0x2 : CSIZE_4KB
Cache Size 4 Kbytes
0x3 : CSIZE_8KB
Cache Size 8 Kbytes
End of enumeration elements list.
CLSIZE : Cache Size
bits : 11 - 13 (3 bit)
access : read-only
Enumeration:
0x0 : CLSIZE_1KB
4 Bytes
0x1 : CLSIZE_2KB
8 Bytes
0x2 : CLSIZE_4KB
16 Bytes
0x3 : CLSIZE_8KB
32 Bytes
End of enumeration elements list.
Cache Maintenance Register 0
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
INVALL : Cache Controller Invalidate All
bits : 0 - 0 (1 bit)
access : write-only
Cache Maintenance Register 1
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
INDEX : Invalidate Index
bits : 4 - 8 (5 bit)
access : write-only
WAY : Invalidate Way
bits : 30 - 31 (2 bit)
access : write-only
Enumeration:
0x0 : WAY0
Way 0 is selection for index invalidation
0x1 : WAY1
Way 1 is selection for index invalidation
0x2 : WAY2
Way 2 is selection for index invalidation
0x3 : WAY3
Way 3 is selection for index invalidation
End of enumeration elements list.
Cache Monitor Configuration Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MODE : Cache Controller Monitor Counter Mode
bits : 0 - 1 (2 bit)
access : read-write
Enumeration:
0x0 : CYCLE_COUNT
Cycle counter
0x1 : IHIT_COUNT
Instruction hit counter
0x2 : DHIT_COUNT
Data hit counter
End of enumeration elements list.
Cache Monitor Enable Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MENABLE : Cache Controller Monitor Enable
bits : 0 - 0 (1 bit)
access : read-write
Cache Monitor Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
SWRST : Monitor
bits : 0 - 0 (1 bit)
access : write-only
Cache Monitor Status Register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EVENT_CNT : Monitor Event Counter
bits : 0 - 31 (32 bit)
access : read-only
Cache Control Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
CEN : Cache Controller Enable
bits : 0 - 0 (1 bit)
access : write-only
Cache Status Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CSTS : Cache Controller Status
bits : 0 - 0 (1 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.