\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection : not protected
Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
EN : Enable
bits : 0 - 0 (1 bit)
access : write-only
DIS : Disable
bits : 1 - 1 (1 bit)
access : write-only
CRC : User Page Read
bits : 2 - 2 (1 bit)
access : write-only
FSPR : Flash Supplementary Page Read
bits : 3 - 3 (1 bit)
access : write-only
CE : Chip Erase
bits : 4 - 4 (1 bit)
access : write-only
Length Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LENGTH : Length Register
bits : 2 - 31 (30 bit)
Data Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Generic data register
bits : 0 - 31 (32 bit)
VERSION register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
VERSION : Version number
bits : 0 - 11 (12 bit)
access : read-only
VARIANT : Variant number
bits : 16 - 19 (4 bit)
access : read-only
Status Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DONE : Operation done
bits : 0 - 0 (1 bit)
access : read-only
HCR : Hold Core reset
bits : 1 - 1 (1 bit)
access : read-only
BERR : Bus error
bits : 2 - 2 (1 bit)
access : read-only
FAIL : Failure
bits : 3 - 3 (1 bit)
access : read-only
LCK : Lock
bits : 4 - 4 (1 bit)
access : read-only
EN : Enabled
bits : 8 - 8 (1 bit)
access : read-only
PROT : Protected
bits : 9 - 9 (1 bit)
access : read-only
DBGP : Debugger Present
bits : 10 - 10 (1 bit)
access : read-only
STATE : State
bits : 24 - 26 (3 bit)
access : read-only
Status Clear Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
DONE : Done
bits : 0 - 0 (1 bit)
access : write-only
HCR : Hold Core Register
bits : 1 - 1 (1 bit)
access : write-only
BERR : Bus error
bits : 2 - 2 (1 bit)
access : write-only
FAIL : Failure
bits : 3 - 3 (1 bit)
access : write-only
LCK : Lock error
bits : 4 - 4 (1 bit)
access : write-only
Address Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR : Address Value
bits : 2 - 31 (30 bit)
Chip ID Register
address_offset : 0xF0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
VERSION : Version of the Device
bits : 0 - 4 (5 bit)
access : read-only
EPROC : Embedded Processor
bits : 5 - 7 (3 bit)
access : read-only
NVPSIZ : Nonvolatile Program Memory Size
bits : 8 - 11 (4 bit)
access : read-only
NVPSIZ2 : Second Nonvolatile Program Memory Size
bits : 12 - 15 (4 bit)
access : read-only
SRAMSIZ : Internal SRAM Size
bits : 16 - 20 (5 bit)
access : read-only
ARCH : Architecture Identifier
bits : 21 - 27 (7 bit)
access : read-only
NVPTYP : Nonvolatile Program Memory Type
bits : 28 - 30 (3 bit)
access : read-only
EXT : Extension Flag
bits : 31 - 31 (1 bit)
access : read-only
Chip ID Extension Register
address_offset : 0xF4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EXID : Chip ID Extension
bits : 0 - 31 (32 bit)
access : read-only
AP Identification register
address_offset : 0xFC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
APIDV : AP Identification Variant
bits : 0 - 3 (4 bit)
access : read-only
APID : AP Identification
bits : 4 - 7 (4 bit)
access : read-only
CLSS : Class
bits : 16 - 16 (1 bit)
access : read-only
IC : JEP-106 Identity Code
bits : 17 - 23 (7 bit)
access : read-only
CC : JEP-106 Continuation Code
bits : 24 - 27 (4 bit)
access : read-only
REVISION : Revision
bits : 28 - 31 (4 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.