\n
address_offset : 0x0 Bytes (0x0)
size : 0x50 byte (0x0)
mem_usage : registers
protection : not protected
Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
RSTRX : Reset Receiver
bits : 2 - 2 (1 bit)
access : write-only
RSTTX : Reset Transmitter
bits : 3 - 3 (1 bit)
access : write-only
RXEN : Receiver Enable
bits : 4 - 4 (1 bit)
access : write-only
RXDIS : Receiver Disable
bits : 5 - 5 (1 bit)
access : write-only
TXEN : Transmitter Enable
bits : 6 - 6 (1 bit)
access : write-only
TXDIS : Transmitter Disable
bits : 7 - 7 (1 bit)
access : write-only
RSTSTA : Reset Status Bits
bits : 8 - 8 (1 bit)
access : write-only
STTBRK : Start Break
bits : 9 - 9 (1 bit)
access : write-only
STPBRK : Stop Break
bits : 10 - 10 (1 bit)
access : write-only
STTTO : Clear TIMEOUT Flag and Start Time-out After Next Character Received
bits : 11 - 11 (1 bit)
access : write-only
SENDA : Send Address
bits : 12 - 12 (1 bit)
access : write-only
RETTO : Start Time-out Immediately
bits : 15 - 15 (1 bit)
access : write-only
RTSEN : Request to Send Pin Control
bits : 18 - 18 (1 bit)
access : write-only
RTSDIS : Request to Send Pin Control
bits : 19 - 19 (1 bit)
access : write-only
Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
alternate_register : SPI_MODE
reset_Mask : 0x0
RSTRX : Reset Receiver
bits : 2 - 2 (1 bit)
access : write-only
RSTTX : Reset Transmitter
bits : 3 - 3 (1 bit)
access : write-only
RXEN : Receiver Enable
bits : 4 - 4 (1 bit)
access : write-only
RXDIS : Receiver Disable
bits : 5 - 5 (1 bit)
access : write-only
TXEN : Transmitter Enable
bits : 6 - 6 (1 bit)
access : write-only
TXDIS : Transmitter Disable
bits : 7 - 7 (1 bit)
access : write-only
RSTSTA : Reset Status Bits
bits : 8 - 8 (1 bit)
access : write-only
FCS : Force SPI Chip Select
bits : 18 - 18 (1 bit)
access : write-only
RCS : Release SPI Chip Select
bits : 19 - 19 (1 bit)
access : write-only
Interrupt Mask Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RXRDY : RXRDY Interrupt Mask
bits : 0 - 0 (1 bit)
access : read-only
TXRDY : TXRDY Interrupt Mask
bits : 1 - 1 (1 bit)
access : read-only
RXBRK : Receiver Break Interrupt Mask
bits : 2 - 2 (1 bit)
access : read-only
ENDRX : End of Receive Buffer Interrupt Mask (available in all USART modes of operation)
bits : 3 - 3 (1 bit)
access : read-only
ENDTX : End of Transmit Buffer Interrupt Mask (available in all USART modes of operation)
bits : 4 - 4 (1 bit)
access : read-only
OVRE : Overrun Error Interrupt Mask
bits : 5 - 5 (1 bit)
access : read-only
FRAME : Framing Error Interrupt Mask
bits : 6 - 6 (1 bit)
access : read-only
PARE : Parity Error Interrupt Mask
bits : 7 - 7 (1 bit)
access : read-only
TIMEOUT : Time-out Interrupt Mask
bits : 8 - 8 (1 bit)
access : read-only
TXEMPTY : TXEMPTY Interrupt Mask
bits : 9 - 9 (1 bit)
access : read-only
TXBUFE : Transmit Buffer Empty Interrupt Mask (available in all USART modes of operation)
bits : 11 - 11 (1 bit)
access : read-only
RXBUFF : Receive Buffer Full Interrupt Mask (available in all USART modes of operation)
bits : 12 - 12 (1 bit)
access : read-only
CTSIC : Clear to Send Input Change Interrupt Mask
bits : 19 - 19 (1 bit)
access : read-only
Interrupt Mask Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
alternate_register : SPI_MODE
reset_Mask : 0x0
RXRDY : RXRDY Interrupt Mask
bits : 0 - 0 (1 bit)
access : read-only
TXRDY : TXRDY Interrupt Mask
bits : 1 - 1 (1 bit)
access : read-only
ENDRX :
bits : 3 - 3 (1 bit)
access : read-only
ENDTX :
bits : 4 - 4 (1 bit)
access : read-only
OVRE : Overrun Error Interrupt Mask
bits : 5 - 5 (1 bit)
access : read-only
TXEMPTY : TXEMPTY Interrupt Mask
bits : 9 - 9 (1 bit)
access : read-only
UNRE : SPI Underrun Error Interrupt Mask
bits : 10 - 10 (1 bit)
access : read-only
TXBUFE :
bits : 11 - 11 (1 bit)
access : read-only
RXBUFF :
bits : 12 - 12 (1 bit)
access : read-only
Receive Pointer Register
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RXPTR : Receive Pointer Register
bits : 0 - 31 (32 bit)
access : read-write
Receive Counter Register
address_offset : 0x104 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RXCTR : Receive Counter Register
bits : 0 - 15 (16 bit)
access : read-write
Transmit Pointer Register
address_offset : 0x108 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TXPTR : Transmit Counter Register
bits : 0 - 31 (32 bit)
access : read-write
Transmit Counter Register
address_offset : 0x10C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TXCTR : Transmit Counter Register
bits : 0 - 15 (16 bit)
access : read-write
Receive Next Pointer Register
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RXNPTR : Receive Next Pointer
bits : 0 - 31 (32 bit)
access : read-write
Receive Next Counter Register
address_offset : 0x114 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RXNCTR : Receive Next Counter
bits : 0 - 15 (16 bit)
access : read-write
Transmit Next Pointer Register
address_offset : 0x118 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TXNPTR : Transmit Next Pointer
bits : 0 - 31 (32 bit)
access : read-write
Transmit Next Counter Register
address_offset : 0x11C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TXNCTR : Transmit Counter Next
bits : 0 - 15 (16 bit)
access : read-write
Transfer Control Register
address_offset : 0x120 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
RXTEN : Receiver Transfer Enable
bits : 0 - 0 (1 bit)
access : write-only
RXTDIS : Receiver Transfer Disable
bits : 1 - 1 (1 bit)
access : write-only
TXTEN : Transmitter Transfer Enable
bits : 8 - 8 (1 bit)
access : write-only
TXTDIS : Transmitter Transfer Disable
bits : 9 - 9 (1 bit)
access : write-only
RXCBEN : Receiver Circular Buffer Enable
bits : 16 - 16 (1 bit)
access : write-only
RXCBDIS : Receiver Circular Buffer Disable
bits : 17 - 17 (1 bit)
access : write-only
TXCBEN : Transmitter Circular Buffer Enable
bits : 18 - 18 (1 bit)
access : write-only
TXCBDIS : Transmitter Circular Buffer Disable
bits : 19 - 19 (1 bit)
access : write-only
ERRCLR : Transfer Bus Error Clear
bits : 24 - 24 (1 bit)
access : write-only
Transfer Status Register
address_offset : 0x124 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RXTEN : Receiver Transfer Enable
bits : 0 - 0 (1 bit)
access : read-only
TXTEN : Transmitter Transfer Enable
bits : 8 - 8 (1 bit)
access : read-only
RXCBEN : Receiver Circular Buffer Enable
bits : 16 - 16 (1 bit)
access : read-only
TXCBEN : Transmitter Circular Buffer Enable
bits : 18 - 18 (1 bit)
access : read-only
ERR : Transfer Bus Error
bits : 24 - 24 (1 bit)
access : read-only
Channel Status Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RXRDY : Receiver Ready (cleared by reading US_RHR)
bits : 0 - 0 (1 bit)
access : read-only
TXRDY : Transmitter Ready (cleared by writing US_THR)
bits : 1 - 1 (1 bit)
access : read-only
RXBRK : Break Received/End of Break (cleared by writing a one to bit US_CR.RSTSTA)
bits : 2 - 2 (1 bit)
access : read-only
ENDRX : End of RX Buffer (cleared by writing US_RCR or US_RNCR)
bits : 3 - 3 (1 bit)
access : read-only
ENDTX : End of TX Buffer (cleared by writing US_TCR or US_TNCR)
bits : 4 - 4 (1 bit)
access : read-only
OVRE : Overrun Error (cleared by writing a one to bit US_CR.RSTSTA)
bits : 5 - 5 (1 bit)
access : read-only
FRAME : Framing Error (cleared by writing a one to bit US_CR.RSTSTA)
bits : 6 - 6 (1 bit)
access : read-only
PARE : Parity Error (cleared by writing a one to bit US_CR.RSTSTA)
bits : 7 - 7 (1 bit)
access : read-only
TIMEOUT : Receiver Time-out (cleared by writing a one to bit US_CR.STTTO)
bits : 8 - 8 (1 bit)
access : read-only
TXEMPTY : Transmitter Empty (cleared by writing US_THR)
bits : 9 - 9 (1 bit)
access : read-only
TXBUFE : TX Buffer Empty (cleared by writing US_TCR or US_TNCR)
bits : 11 - 11 (1 bit)
access : read-only
RXBUFF : RX Buffer Full (cleared by writing US_RCR or US_RNCR)
bits : 12 - 12 (1 bit)
access : read-only
CTSIC : Clear to Send Input Change Flag (cleared on read)
bits : 19 - 19 (1 bit)
access : read-only
CTS : Image of CTS Input
bits : 23 - 23 (1 bit)
access : read-only
Channel Status Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
alternate_register : SPI_MODE
reset_Mask : 0x0
RXRDY : Receiver Ready (cleared by reading US_RHR)
bits : 0 - 0 (1 bit)
access : read-only
TXRDY : Transmitter Ready (cleared by writing US_THR)
bits : 1 - 1 (1 bit)
access : read-only
ENDRX :
bits : 3 - 3 (1 bit)
access : read-only
ENDTX :
bits : 4 - 4 (1 bit)
access : read-only
OVRE : Overrun Error (cleared by writing a one to bit US_CR.RSTSTA)
bits : 5 - 5 (1 bit)
access : read-only
TXEMPTY : Transmitter Empty (cleared by writing US_THR)
bits : 9 - 9 (1 bit)
access : read-only
UNRE : Underrun Error (cleared by writing a one to bit US_CR.RSTSTA)
bits : 10 - 10 (1 bit)
access : read-only
TXBUFE :
bits : 11 - 11 (1 bit)
access : read-only
RXBUFF :
bits : 12 - 12 (1 bit)
access : read-only
Receive Holding Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RXCHR : Received Character
bits : 0 - 8 (9 bit)
access : read-only
RXSYNH : Received Sync
bits : 15 - 15 (1 bit)
access : read-only
Transmit Holding Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
TXCHR : Character to be Transmitted
bits : 0 - 8 (9 bit)
access : write-only
TXSYNH : Sync Field to be Transmitted
bits : 15 - 15 (1 bit)
access : write-only
Baud Rate Generator Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CD : Clock Divider
bits : 0 - 15 (16 bit)
access : read-write
FP : Fractional Part
bits : 16 - 18 (3 bit)
access : read-write
Receiver Time-out Register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TO : Time-out Value
bits : 0 - 15 (16 bit)
access : read-write
Transmitter Timeguard Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TG : Timeguard Value
bits : 0 - 7 (8 bit)
access : read-write
Mode Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
USART_MODE : USART Mode of Operation
bits : 0 - 3 (4 bit)
access : read-write
Enumeration:
0x0 : NORMAL
Normal mode
0x1 : RS485
RS485
0x2 : HW_HANDSHAKING
Hardware Handshaking
0xE : SPI_MASTER
SPI master
0xF : SPI_SLAVE
SPI Slave
End of enumeration elements list.
USCLKS : Clock Selection
bits : 4 - 5 (2 bit)
access : read-write
Enumeration:
0x0 : MCK
Peripheral clock is selected
0x1 : DIV
Peripheral clock divided (DIV=8) is selected
0x3 : SCK
Serial clock (SCK) is selected
End of enumeration elements list.
CHRL : Character Length
bits : 6 - 7 (2 bit)
access : read-write
Enumeration:
0x0 : 5_BIT
Character length is 5 bits
0x1 : 6_BIT
Character length is 6 bits
0x2 : 7_BIT
Character length is 7 bits
0x3 : 8_BIT
Character length is 8 bits
End of enumeration elements list.
SYNC : Synchronous Mode Select
bits : 8 - 8 (1 bit)
access : read-write
PAR : Parity Type
bits : 9 - 11 (3 bit)
access : read-write
Enumeration:
0x0 : EVEN
Even parity
0x1 : ODD
Odd parity
0x2 : SPACE
Parity forced to 0 (Space)
0x3 : MARK
Parity forced to 1 (Mark)
0x4 : NO
No parity
0x6 : MULTIDROP
Multidrop mode
End of enumeration elements list.
NBSTOP : Number of Stop Bits
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0x0 : 1_BIT
1 stop bit
0x1 : 1_5_BIT
1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)
0x2 : 2_BIT
2 stop bits
End of enumeration elements list.
CHMODE : Channel Mode
bits : 14 - 15 (2 bit)
access : read-write
Enumeration:
0x0 : NORMAL
Normal mode
0x1 : AUTOMATIC
Automatic Echo. Receiver input is connected to the TXD pin.
0x2 : LOCAL_LOOPBACK
Local Loopback. Transmitter output is connected to the Receiver Input.
0x3 : REMOTE_LOOPBACK
Remote Loopback. RXD pin is internally connected to the TXD pin.
End of enumeration elements list.
MODE9 : 9-bit Character Length
bits : 17 - 17 (1 bit)
access : read-write
CLKO : Clock Output Select
bits : 18 - 18 (1 bit)
access : read-write
OVER : Oversampling Mode
bits : 19 - 19 (1 bit)
access : read-write
FILTER : Receive Line Filter
bits : 28 - 28 (1 bit)
access : read-write
Mode Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
alternate_register : SPI_MODE
reset_Mask : 0x0
USART_MODE : USART Mode of Operation
bits : 0 - 3 (4 bit)
access : read-write
Enumeration:
0xE : SPI_MASTER
SPI master
0xF : SPI_SLAVE
SPI Slave
End of enumeration elements list.
USCLKS : Clock Selection
bits : 4 - 5 (2 bit)
access : read-write
Enumeration:
0x0 : MCK
Peripheral clock is selected
0x1 : DIV
Peripheral clock divided (DIV=8) is selected
0x3 : SCK
Serial Clock SLK is selected
End of enumeration elements list.
CHRL : Character Length
bits : 6 - 7 (2 bit)
access : read-write
Enumeration:
0x3 : 8_BIT
Character length is 8 bits
End of enumeration elements list.
CPHA : SPI Clock Phase
bits : 8 - 8 (1 bit)
access : read-write
CPOL : SPI Clock Polarity
bits : 16 - 16 (1 bit)
access : read-write
CLKO : Clock Output Select
bits : 18 - 18 (1 bit)
access : read-write
WRDBT : Wait Read Data Before Transfer
bits : 20 - 20 (1 bit)
access : read-write
Number of Errors Register
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
Interrupt Enable Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
RXRDY : RXRDY Interrupt Enable
bits : 0 - 0 (1 bit)
access : write-only
TXRDY : TXRDY Interrupt Enable
bits : 1 - 1 (1 bit)
access : write-only
RXBRK : Receiver Break Interrupt Enable
bits : 2 - 2 (1 bit)
access : write-only
ENDRX : End of Receive Buffer Interrupt Enable (available in all USART modes of operation)
bits : 3 - 3 (1 bit)
access : write-only
ENDTX : End of Transmit Buffer Interrupt Enable (available in all USART modes of operation)
bits : 4 - 4 (1 bit)
access : write-only
OVRE : Overrun Error Interrupt Enable
bits : 5 - 5 (1 bit)
access : write-only
FRAME : Framing Error Interrupt Enable
bits : 6 - 6 (1 bit)
access : write-only
PARE : Parity Error Interrupt Enable
bits : 7 - 7 (1 bit)
access : write-only
TIMEOUT : Time-out Interrupt Enable
bits : 8 - 8 (1 bit)
access : write-only
TXEMPTY : TXEMPTY Interrupt Enable
bits : 9 - 9 (1 bit)
access : write-only
TXBUFE : Transmit Buffer Empty Interrupt Enable (available in all USART modes of operation)
bits : 11 - 11 (1 bit)
access : write-only
RXBUFF : Receive Buffer Full Interrupt Enable (available in all USART modes of operation)
bits : 12 - 12 (1 bit)
access : write-only
CTSIC : Clear to Send Input Change Interrupt Enable
bits : 19 - 19 (1 bit)
access : write-only
Interrupt Enable Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
alternate_register : SPI_MODE
reset_Mask : 0x0
RXRDY : RXRDY Interrupt Enable
bits : 0 - 0 (1 bit)
access : write-only
TXRDY : TXRDY Interrupt Enable
bits : 1 - 1 (1 bit)
access : write-only
ENDRX :
bits : 3 - 3 (1 bit)
access : write-only
ENDTX :
bits : 4 - 4 (1 bit)
access : write-only
OVRE : Overrun Error Interrupt Enable
bits : 5 - 5 (1 bit)
access : write-only
TXEMPTY : TXEMPTY Interrupt Enable
bits : 9 - 9 (1 bit)
access : write-only
UNRE : SPI Underrun Error Interrupt Enable
bits : 10 - 10 (1 bit)
access : write-only
TXBUFE :
bits : 11 - 11 (1 bit)
access : write-only
RXBUFF :
bits : 12 - 12 (1 bit)
access : write-only
Interrupt Disable Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
RXRDY : RXRDY Interrupt Disable
bits : 0 - 0 (1 bit)
access : write-only
TXRDY : TXRDY Interrupt Disable
bits : 1 - 1 (1 bit)
access : write-only
RXBRK : Receiver Break Interrupt Disable
bits : 2 - 2 (1 bit)
access : write-only
ENDRX : End of Receive Buffer Transfer Interrupt Disable (available in all USART modes of operation)
bits : 3 - 3 (1 bit)
access : write-only
ENDTX : End of Transmit Buffer Interrupt Disable (available in all USART modes of operation)
bits : 4 - 4 (1 bit)
access : write-only
OVRE : Overrun Error Interrupt Enable
bits : 5 - 5 (1 bit)
access : write-only
FRAME : Framing Error Interrupt Disable
bits : 6 - 6 (1 bit)
access : write-only
PARE : Parity Error Interrupt Disable
bits : 7 - 7 (1 bit)
access : write-only
TIMEOUT : Time-out Interrupt Disable
bits : 8 - 8 (1 bit)
access : write-only
TXEMPTY : TXEMPTY Interrupt Disable
bits : 9 - 9 (1 bit)
access : write-only
TXBUFE : Transmit Buffer Empty Interrupt Disable (available in all USART modes of operation)
bits : 11 - 11 (1 bit)
access : write-only
RXBUFF : Receive Buffer Full Interrupt Disable (available in all USART modes of operation)
bits : 12 - 12 (1 bit)
access : write-only
CTSIC : Clear to Send Input Change Interrupt Disable
bits : 19 - 19 (1 bit)
access : write-only
Interrupt Disable Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
alternate_register : SPI_MODE
reset_Mask : 0x0
RXRDY : RXRDY Interrupt Disable
bits : 0 - 0 (1 bit)
access : write-only
TXRDY : TXRDY Interrupt Disable
bits : 1 - 1 (1 bit)
access : write-only
ENDRX :
bits : 3 - 3 (1 bit)
access : write-only
ENDTX :
bits : 4 - 4 (1 bit)
access : write-only
OVRE : Overrun Error Interrupt Disable
bits : 5 - 5 (1 bit)
access : write-only
TXEMPTY : TXEMPTY Interrupt Disable
bits : 9 - 9 (1 bit)
access : write-only
UNRE : SPI Underrun Error Interrupt Disable
bits : 10 - 10 (1 bit)
access : write-only
TXBUFE :
bits : 11 - 11 (1 bit)
access : write-only
RXBUFF :
bits : 12 - 12 (1 bit)
access : write-only
Write Protection Mode Register
address_offset : 0xE4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WPEN : Write Protection Enable
bits : 0 - 0 (1 bit)
access : read-write
WPKEY : Write Protection Key
bits : 8 - 31 (24 bit)
access : read-write
Enumeration:
0x555341 : PASSWD
Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.
End of enumeration elements list.
Write Protection Status Register
address_offset : 0xE8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
WPVS : Write Protection Violation Status
bits : 0 - 0 (1 bit)
access : read-only
WPVSRC : Write Protection Violation Source
bits : 8 - 23 (16 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.