\n
address_offset : 0x0 Bytes (0x0)
size : 0x2C byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x0 Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : registers
protection :
Interrupt Enable Clear
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
XOSC32KRDY : XOSC32K Ready Interrupt Enable
bits : 0 - 0 (1 bit)
CLKFAIL : XOSC32K Clock Failure Detector Interrupt Enable
bits : 2 - 2 (1 bit)
RTC Clock Selection
address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTCSEL : RTC Clock Selection
bits : 0 - 2 (3 bit)
Enumeration: RTCSELSelect
0x0 : ULP1K
1.024kHz from 32kHz internal ULP oscillator
0x1 : ULP32K
32.768kHz from 32kHz internal ULP oscillator
0x2 : OSC1K
1.024kHz from 32.768kHz internal oscillator
0x3 : OSC32K
32.768kHz from 32.768kHz internal oscillator
0x4 : XOSC1K
1.024kHz from 32.768kHz internal oscillator
0x5 : XOSC32K
32.768kHz from 32.768kHz external crystal oscillator
End of enumeration elements list.
SLCD Clock Selection
address_offset : 0x11 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SLCDSEL : SLCD Clock Selection
bits : 0 - 0 (1 bit)
32kHz External Crystal Oscillator (XOSC32K) Control
address_offset : 0x14 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ENABLE : Oscillator Enable
bits : 1 - 1 (1 bit)
XTALEN : Crystal Oscillator Enable
bits : 2 - 2 (1 bit)
EN32K : 32kHz Output Enable
bits : 3 - 3 (1 bit)
EN1K : 1kHz Output Enable
bits : 4 - 4 (1 bit)
RUNSTDBY : Run in Standby
bits : 6 - 6 (1 bit)
ONDEMAND : On Demand Control
bits : 7 - 7 (1 bit)
STARTUP : Oscillator Start-Up Time
bits : 8 - 10 (3 bit)
WRTLOCK : Write Lock
bits : 12 - 12 (1 bit)
Clock Failure Detector Control
address_offset : 0x16 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CFDEN : Clock Failure Detector Enable
bits : 0 - 0 (1 bit)
SWBACK : Clock Switch Back
bits : 1 - 1 (1 bit)
CFDPRESC : Clock Failure Detector Prescaler
bits : 2 - 2 (1 bit)
Event Control
address_offset : 0x17 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CFDEO : Clock Failure Detector Event Output Enable
bits : 0 - 0 (1 bit)
32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EN32K : Enable Out 32k
bits : 1 - 1 (1 bit)
EN1K : Enable Out 1k
bits : 2 - 2 (1 bit)
CALIB : Oscillator Calibration
bits : 8 - 12 (5 bit)
WRTLOCK : Write Lock
bits : 15 - 15 (1 bit)
Interrupt Enable Set
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
XOSC32KRDY : XOSC32K Ready Interrupt Enable
bits : 0 - 0 (1 bit)
CLKFAIL : XOSC32K Clock Failure Detector Interrupt Enable
bits : 2 - 2 (1 bit)
Interrupt Flag Status and Clear
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
XOSC32KRDY : XOSC32K Ready
bits : 0 - 0 (1 bit)
CLKFAIL : XOSC32K Clock Failure Detector
bits : 2 - 2 (1 bit)
Power and Clocks Status
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XOSC32KRDY : XOSC32K Ready
bits : 0 - 0 (1 bit)
access : read-only
CLKFAIL : XOSC32K Clock Failure Detector
bits : 2 - 2 (1 bit)
access : read-only
CLKSW : XOSC32K Clock switch
bits : 3 - 3 (1 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.