\n
address_offset : 0x0 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x14 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x34 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x40 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x48 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x50 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x54 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xC Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x8 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x10 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x20 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x28 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x30 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x2C Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x100 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x104 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x200 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x204 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x208 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x20C Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x210 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x214 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x218 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x240 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x244 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x248 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x24C Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x250 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x254 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x258 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x280 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x284 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x288 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x28C Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x290 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x294 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x298 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x2C0 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x2C4 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x2C8 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x2CC Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x2D0 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x2D4 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x2D8 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x4C Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x140 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x144 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x300 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x304 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x308 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x30C Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x310 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x314 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x318 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x340 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x344 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x348 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x34C Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x350 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x354 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x358 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
PPG Start Trigger Control Register 0
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
STR0 : 8-bit UP counter operation enable bit for comparison
bits : 8 - 7 (0 bit)
access : read-write
MONI0 : 8-bit UP counter operation state monitor bit for comparison
bits : 9 - 8 (0 bit)
access : read-only
CS0 : 8-bit UP counter clock select bits for comparison
bits : 10 - 10 (1 bit)
access : read-write
TRG0O : PPG0 trigger stop bit
bits : 12 - 11 (0 bit)
access : read-write
TRG2O : PPG2 trigger stop bit
bits : 13 - 12 (0 bit)
access : read-write
TRG4O : PPG4 trigger stop bit
bits : 14 - 13 (0 bit)
access : read-write
TRG6O : PPG6 trigger stop bit
bits : 15 - 14 (0 bit)
access : read-write
PPG Compare Register 4
address_offset : 0x10 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Start Register 0
address_offset : 0x100 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PEN00 : PPG0 Start Trigger bit
bits : 0 - -1 (0 bit)
access : read-write
PEN01 : PPG1 Start Trigger bit
bits : 1 - 0 (0 bit)
access : read-write
PEN02 : PPG2 Start Trigger bit
bits : 2 - 1 (0 bit)
access : read-write
PEN03 : PPG3 Start Trigger bit
bits : 3 - 2 (0 bit)
access : read-write
PEN04 : PPG4 Start Trigger bit
bits : 4 - 3 (0 bit)
access : read-write
PEN05 : PPG5 Start Trigger bit
bits : 5 - 4 (0 bit)
access : read-write
PEN06 : PPG6 Start Trigger bit
bits : 6 - 5 (0 bit)
access : read-write
PEN07 : PPG7 Start Trigger bit
bits : 7 - 6 (0 bit)
access : read-write
PEN08 : PPG8 Start Trigger bit
bits : 8 - 7 (0 bit)
access : read-write
PEN09 : PPG9 Start Trigger bit
bits : 9 - 8 (0 bit)
access : read-write
PEN10 : PPG10 Start Trigger bit
bits : 10 - 9 (0 bit)
access : read-write
PEN11 : PPG11 Start Trigger bit
bits : 11 - 10 (0 bit)
access : read-write
PEN12 : PPG12 Start Trigger bit
bits : 12 - 11 (0 bit)
access : read-write
PEN13 : PPG13 Start Trigger bit
bits : 13 - 12 (0 bit)
access : read-write
PEN14 : PPG14 Start Trigger bit
bits : 14 - 13 (0 bit)
access : read-write
PEN15 : PPG15 Start Trigger bit
bits : 15 - 14 (0 bit)
access : read-write
Output Reverse Register 0
address_offset : 0x104 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
REV00 : PPG0 Output Reverse Enable bit
bits : 0 - -1 (0 bit)
access : read-write
REV01 : PPG1 Output Reverse Enable bit
bits : 1 - 0 (0 bit)
access : read-write
REV02 : PPG2 Output Reverse Enable bit
bits : 2 - 1 (0 bit)
access : read-write
REV03 : PPG3 Output Reverse Enable bit
bits : 3 - 2 (0 bit)
access : read-write
REV04 : PPG4 Output Reverse Enable bit
bits : 4 - 3 (0 bit)
access : read-write
REV05 : PPG5 Output Reverse Enable bit
bits : 5 - 4 (0 bit)
access : read-write
REV06 : PPG6 Output Reverse Enable bit
bits : 6 - 5 (0 bit)
access : read-write
REV07 : PPG7 Output Reverse Enable bit
bits : 7 - 6 (0 bit)
access : read-write
REV08 : PPG8 Output Reverse Enable bit
bits : 8 - 7 (0 bit)
access : read-write
REV09 : PPG9 Output Reverse Enable bit
bits : 9 - 8 (0 bit)
access : read-write
REV10 : PPG10 Output Reverse Enable bit
bits : 10 - 9 (0 bit)
access : read-write
REV11 : PPG11 Output Reverse Enable bit
bits : 11 - 10 (0 bit)
access : read-write
REV12 : PPG12 Output Reverse Enable bit
bits : 12 - 11 (0 bit)
access : read-write
REV13 : PPG13 Output Reverse Enable bit
bits : 13 - 12 (0 bit)
access : read-write
REV14 : PPG14 Output Reverse Enable bit
bits : 14 - 13 (0 bit)
access : read-write
REV15 : PPG15 Output Reverse Enable bit
bits : 15 - 14 (0 bit)
access : read-write
PPG Compare Register 6
address_offset : 0x14 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Start Register 1
address_offset : 0x140 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PEN16 : PPG16 Start Trigger bit
bits : 0 - -1 (0 bit)
access : read-write
PEN17 : PPG17 Start Trigger bit
bits : 1 - 0 (0 bit)
access : read-write
PEN18 : PPG18 Start Trigger bit
bits : 2 - 1 (0 bit)
access : read-write
PEN19 : PPG19 Start Trigger bit
bits : 3 - 2 (0 bit)
access : read-write
PEN20 : PPG20 Start Trigger bit
bits : 4 - 3 (0 bit)
access : read-write
PEN21 : PPG21 Start Trigger bit
bits : 5 - 4 (0 bit)
access : read-write
PEN22 : PPG22 Start Trigger bit
bits : 6 - 5 (0 bit)
access : read-write
PEN23 : PPG23 Start Trigger bit
bits : 7 - 6 (0 bit)
access : read-write
Output Reverse Register 1
address_offset : 0x144 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
REV16 : PPG16 Output Reverse Enable bit
bits : 0 - -1 (0 bit)
access : read-write
REV17 : PPG17 Output Reverse Enable bit
bits : 1 - 0 (0 bit)
access : read-write
REV18 : PPG18 Output Reverse Enable bit
bits : 2 - 1 (0 bit)
access : read-write
REV19 : PPG19 Output Reverse Enable bit
bits : 3 - 2 (0 bit)
access : read-write
REV20 : PPG20 Output Reverse Enable bit
bits : 4 - 3 (0 bit)
access : read-write
REV21 : PPG21 Output Reverse Enable bit
bits : 5 - 4 (0 bit)
access : read-write
REV22 : PPG22 Output Reverse Enable bit
bits : 6 - 5 (0 bit)
access : read-write
REV23 : PPG23 Output Reverse Enable bit
bits : 7 - 6 (0 bit)
access : read-write
PPG Start Trigger Control Register 1
address_offset : 0x20 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
STR1 : 8-bit UP counter operation enable bit for comparison
bits : 8 - 7 (0 bit)
access : read-write
MONI1 : 8-bit UP counter operation state monitor bit for comparison
bits : 9 - 8 (0 bit)
access : read-only
CS1 : 8-bit UP counter clock select bits for comparison
bits : 10 - 10 (1 bit)
access : read-write
TRG1O : PPG1 trigger stop bit
bits : 12 - 11 (0 bit)
access : read-write
TRG3O : PPG3 trigger stop bit
bits : 13 - 12 (0 bit)
access : read-write
TRG5O : PPG5 trigger stop bit
bits : 14 - 13 (0 bit)
access : read-write
TRG7O : PPG7 trigger stop bit
bits : 15 - 14 (0 bit)
access : read-write
PPG Operation Mode Control Register 1
address_offset : 0x200 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 0
address_offset : 0x201 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TTRG : PPG start trigger select bit
bits : 0 - -1 (0 bit)
access : read-write
MD : PPG Operation Mode Set bits
bits : 1 - 1 (1 bit)
access : read-write
PCS : PPG DOWN Counter Operation Clock Select bits
bits : 3 - 3 (1 bit)
access : read-write
INTM : Interrupt Mode Select bit
bits : 5 - 4 (0 bit)
access : read-write
PUF : PPG Counter Underflow bit
bits : 6 - 5 (0 bit)
access : read-write
PIE : PPG Interrupt Enable bit
bits : 7 - 6 (0 bit)
access : read-write
PPG Operation Mode Control Register 3
address_offset : 0x204 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 2
address_offset : 0x205 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG0 Reload Registers Low
address_offset : 0x208 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PRLL : Reload Registers Low
bits : 0 - 6 (7 bit)
access : read-write
PPG0 Reload Registers High
address_offset : 0x209 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PRLH : Reload Registers High
bits : 0 - 6 (7 bit)
access : read-write
PPG1 Reload Registers Low
address_offset : 0x20C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG1 Reload Registers High
address_offset : 0x20D Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG2 Reload Registers Low
address_offset : 0x210 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG2 Reload Registers High
address_offset : 0x211 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG3 Reload Registers Low
address_offset : 0x214 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG3 Reload Registers High
address_offset : 0x215 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Gate Function Control Registers 0
address_offset : 0x218 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EDGE0 : Select Start Effective Level for PPG0
bits : 0 - -1 (0 bit)
access : read-write
STRG0 : Select a trigger for PPG0
bits : 1 - 0 (0 bit)
access : read-write
EDGE2 : Select Start Effective Level for PPG2
bits : 4 - 3 (0 bit)
access : read-write
STRG2 : Select a trigger for PPG2
bits : 5 - 4 (0 bit)
access : read-write
PPG Operation Mode Control Register 5
address_offset : 0x240 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 4
address_offset : 0x241 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 7
address_offset : 0x244 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 6
address_offset : 0x245 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG4 Reload Registers Low
address_offset : 0x248 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG4 Reload Registers High
address_offset : 0x249 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG5 Reload Registers Low
address_offset : 0x24C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG5 Reload Registers High
address_offset : 0x24D Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG6 Reload Registers Low
address_offset : 0x250 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG6 Reload Registers High
address_offset : 0x251 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG7 Reload Registers Low
address_offset : 0x254 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG7 Reload Registers High
address_offset : 0x255 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Gate Function Control Registers 4
address_offset : 0x258 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EDGE4 : Select Start Effective Level for PPG4
bits : 0 - -1 (0 bit)
access : read-write
STRG4 : Select a trigger for PPG4
bits : 1 - 0 (0 bit)
access : read-write
EDGE6 : Select Start Effective Level for PPG6
bits : 4 - 3 (0 bit)
access : read-write
STRG6 : Select a trigger for PPG6
bits : 5 - 4 (0 bit)
access : read-write
PPG Compare Register 1
address_offset : 0x28 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 9
address_offset : 0x280 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 8
address_offset : 0x281 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 11
address_offset : 0x284 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 10
address_offset : 0x285 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG8 Reload Registers Low
address_offset : 0x288 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG8 Reload Registers High
address_offset : 0x289 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG9 Reload Registers Low
address_offset : 0x28C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG9 Reload Registers High
address_offset : 0x28D Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG10 Reload Registers Low
address_offset : 0x290 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG10 Reload Registers High
address_offset : 0x291 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG11 Reload Registers Low
address_offset : 0x294 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG11 Reload Registers High
address_offset : 0x295 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Gate Function Control Registers 8
address_offset : 0x298 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EDGE8 : Select Start Effective Level for PPG8
bits : 0 - -1 (0 bit)
access : read-write
STRG8 : Select a trigger for PPG8
bits : 1 - 0 (0 bit)
access : read-write
EDGE10 : Select Start Effective Level for PPG10
bits : 4 - 3 (0 bit)
access : read-write
STRG10 : Select a trigger for PPG10
bits : 5 - 4 (0 bit)
access : read-write
PPG Compare Register 3
address_offset : 0x2C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 13
address_offset : 0x2C0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 12
address_offset : 0x2C1 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 15
address_offset : 0x2C4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 14
address_offset : 0x2C5 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG12 Reload Registers Low
address_offset : 0x2C8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG12 Reload Registers High
address_offset : 0x2C9 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG13 Reload Registers Low
address_offset : 0x2CC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG13 Reload Registers High
address_offset : 0x2CD Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG14 Reload Registers Low
address_offset : 0x2D0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG14 Reload Registers High
address_offset : 0x2D1 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG15 Reload Registers Low
address_offset : 0x2D4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG15 Reload Registers High
address_offset : 0x2D5 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Gate Function Control Registers 12
address_offset : 0x2D8 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EDGE12 : Select Start Effective Level for PPG12
bits : 0 - -1 (0 bit)
access : read-write
STRG12 : Select a trigger for PPG12
bits : 1 - 0 (0 bit)
access : read-write
EDGE14 : Select Start Effective Level for PPG14
bits : 4 - 3 (0 bit)
access : read-write
STRG14 : Select a trigger for PPG14
bits : 5 - 4 (0 bit)
access : read-write
PPG Compare Register 5
address_offset : 0x30 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 17
address_offset : 0x300 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 16
address_offset : 0x301 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 19
address_offset : 0x304 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 18
address_offset : 0x305 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG16 Reload Registers Low
address_offset : 0x308 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG16 Reload Registers High
address_offset : 0x309 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG17 Reload Registers Low
address_offset : 0x30C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG17 Reload Registers High
address_offset : 0x30D Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG18 Reload Registers Low
address_offset : 0x310 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG18 Reload Registers High
address_offset : 0x311 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG19 Reload Registers Low
address_offset : 0x314 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG19 Reload Registers High
address_offset : 0x315 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Gate Function Control Registers 16
address_offset : 0x318 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EDGE16 : Select Start Effective Level for PPG16
bits : 0 - -1 (0 bit)
access : read-write
STRG16 : Select a trigger for PPG16
bits : 1 - 0 (0 bit)
access : read-write
EDGE18 : Select Start Effective Level for PPG18
bits : 4 - 3 (0 bit)
access : read-write
STRG18 : Select a trigger for PPG18
bits : 5 - 4 (0 bit)
access : read-write
PPG Compare Register 7
address_offset : 0x34 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 21
address_offset : 0x340 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 20
address_offset : 0x341 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 23
address_offset : 0x344 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Operation Mode Control Register 22
address_offset : 0x345 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG20 Reload Registers Low
address_offset : 0x348 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG20 Reload Registers High
address_offset : 0x349 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG21 Reload Registers Low
address_offset : 0x34C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG21 Reload Registers High
address_offset : 0x34D Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG22 Reload Registers Low
address_offset : 0x350 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG22 Reload Registers High
address_offset : 0x351 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG23 Reload Registers Low
address_offset : 0x354 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG23 Reload Registers High
address_offset : 0x355 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Gate Function Control Registers 20
address_offset : 0x358 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EDGE20 : Select Start Effective Level for PPG20
bits : 0 - -1 (0 bit)
access : read-write
STRG20 : Select a trigger for PPG20
bits : 1 - 0 (0 bit)
access : read-write
EDGE22 : Select Start Effective Level for PPG22
bits : 4 - 3 (0 bit)
access : read-write
STRG22 : Select a trigger for PPG22
bits : 5 - 4 (0 bit)
access : read-write
PPG Start Trigger Control Register 2
address_offset : 0x40 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
STR2 : 8-bit UP counter operation enable bit for comparison
bits : 8 - 7 (0 bit)
access : read-write
MONI2 : 8-bit UP counter operation state monitor bit for comparison
bits : 9 - 8 (0 bit)
access : read-only
CS2 : 8-bit UP counter clock select bits for comparison
bits : 10 - 10 (1 bit)
access : read-write
TRG16O : PPG16 trigger stop bit
bits : 12 - 11 (0 bit)
access : read-write
TRG18O : PPG18 trigger stop bit
bits : 13 - 12 (0 bit)
access : read-write
TRG20O : PPG20 trigger stop bit
bits : 14 - 13 (0 bit)
access : read-write
TRG22O : PPG22 trigger stop bit
bits : 15 - 14 (0 bit)
access : read-write
PPG Compare Register 8
address_offset : 0x48 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Compare Register 10
address_offset : 0x4C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Compare Register 12
address_offset : 0x50 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Compare Register 14
address_offset : 0x54 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Compare Register 0
address_offset : 0x8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPG Compare Register 2
address_offset : 0xC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.