\n

QuadSPI

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x410 byte (0x0)
mem_usage : registers
protection : not protected

Registers

MCR

BUF0CR

SFAR

RBDR6

SMPR

RBSR

RBCT

RBDR7

LUT4

BUF1CR

RBDR8

TBSR

TBDR

LUT5

SR

FR

RSER

SPNDST

RBDR9

SPTRCLR

BUF2CR

SFA1AD

SFA2AD

SFB1AD

SFB2AD

LUT6

RBDR10

RBDR11

BUF3CR

LUT7

RBDR12

LUT8

RBDR13

BFGENCR

RBDR14

LUT9

RBDR15

LUT10

RBDR16

RBDR17

LUT11

RBDR18

LUT12

RBDR19

RBDR20

LUT13

BUF0IND

LUTKEY

LCKCR

RBDR21

LUT14

RBDR22

BUF1IND

LUT15

RBDR23

BUF2IND

RBDR24

LUT16

RBDR25

LUT17

RBDR26

RBDR27

LUT18

RBDR0

RBDR28

LUT19

RBDR29

LUT20

RBDR30

RBDR31

LUT21

LUT22

LUT23

LUT24

LUT25

LUT26

LUT27

RBDR1

LUT0

LUT28

LUT29

LUT30

LUT31

LUT32

LUT33

LUT34

LUT35

LUT36

IPCR

RBDR2

LUT37

LUT38

LUT39

LUT40

LUT41

LUT1

LUT42

LUT43

LUT44

LUT45

RBDR3

LUT46

LUT47

LUT48

LUT49

LUT50

LUT51

LUT52

LUT53

FLSHCR

RBDR4

LUT54

LUT2

LUT55

LUT56

LUT57

LUT58

LUT59

LUT60

LUT61

LUT62

RBDR5

LUT63

LUT3


MCR

Module Configuration Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MCR MCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SWRSTSD SWRSTHD DQS_EN DDR_EN CLR_RXF CLR_TXF MDIS SCLKCFG

SWRSTSD : no description available
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

#0 : 0

No action

#1 : 1

Serial Flash domain flops are reset. Does not reset configuration registers. It is advisable to reset both the serial flash domain and AHB domain at the same time. Resetting only one domain might lead to side effects. The software resets need the clock to be running to propagate to the design. The MCR[MDIS] should therefore be set to 0 when the software reset bits are asserted. Also, before they can be deasserted again (by setting MCR[SWRSTSD] to 0), it is recommended to set the MCR[MDIS] bit to 1. Once the software resets have been deasserted, the normal operation can be started by setting the MCR[MDIS] bit to 0.

End of enumeration elements list.

SWRSTHD : no description available
bits : 1 - 1 (1 bit)
access : read-write

Enumeration:

#0 : 0

No action

#1 : 1

AHB domain flops are reset. Does not reset configuration registers. It is advisable to reset both the serial flash domain and AHB domain at the same time. Resetting only one domain might lead to side effects. The software resets need the clock to be running to propagate to the design. The MCR[MDIS] should therefore be set to 0 when the software reset bits are asserted. Also, before they can be deasserted again (by setting MCR[SWRSTHD] to 0), it is recommended to set the MCR[MDIS] bit to 1. Once the software resets have been deasserted, the normal operation can be started by setting the MCR[MDIS] bit to 0.

End of enumeration elements list.

DQS_EN : no description available
bits : 6 - 6 (1 bit)
access : read-write

Enumeration:

#0 : 0

DQS disabled.

#1 : 1

DQS enabled- When enabled, the incoming data is sampled on both the edges of DQS input when QSPI_MCR[DDR_EN] is set, else, on only one edge when QSPI_MCR[DDR_EN] is 0. The QSPI_SMPR[DDR_SMP] values are ignored.

End of enumeration elements list.

DDR_EN : no description available
bits : 7 - 7 (1 bit)
access : read-write

Enumeration:

#0 : 0

2x and 4x clocks are disabled for SDR instructions only

#1 : 1

2x and 4x clocks are enabled supports both SDR and DDR instruction.

End of enumeration elements list.

CLR_RXF : no description available
bits : 10 - 10 (1 bit)
access : read-write

Enumeration:

#0 : 0

No action.

#1 : 1

Read and write pointers of the RX Buffer are reset to 0. QSPI_RBSR[RDBFL] is reset to 0.

End of enumeration elements list.

CLR_TXF : no description available
bits : 11 - 11 (1 bit)
access : read-write

Enumeration:

#0 : 0

No action.

#1 : 1

Read and write pointers of the TX Buffer are reset to 0. QSPI_TBSR[TRCTR] is reset to 0.

End of enumeration elements list.

MDIS : no description available
bits : 14 - 14 (1 bit)
access : read-write

Enumeration:

#0 : 0

Enable QuadSPI clocks.

#1 : 1

Allow external logic to disable QuadSPI clocks.

End of enumeration elements list.

SCLKCFG : no description available
bits : 24 - 31 (8 bit)
access : read-write

Enumeration:

#0 : 0

Divide by 1

#1 : 1

Divide by 1.5

#10 : 10

Divide by 2

#11 : 11

Divide by 2.5

#100 : 100

Divide by 3

#101 : 101

Divide by 3.5 ....

#1110 : 1110

Divide by 8

#1111 : 1111

Divide by 8.5 All others: Reserved

End of enumeration elements list.


BUF0CR

Buffer0 Configuration Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF0CR BUF0CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MSTRID ADATSZ HP_EN

MSTRID : no description available
bits : 0 - 3 (4 bit)
access : read-write

ADATSZ : AHB data transfer size
bits : 8 - 15 (8 bit)
access : read-write

HP_EN : no description available
bits : 31 - 31 (1 bit)
access : read-write


SFAR

Serial Flash Address Register
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SFAR SFAR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SFADR

SFADR : no description available
bits : 0 - 31 (32 bit)
access : read-write


RBDR6

RX Buffer Data Register
address_offset : 0x1054 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR6 RBDR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


SMPR

Sampling Register
address_offset : 0x108 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SMPR SMPR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HSENA HSPHS HSDLY FSPHS FSDLY DDRSMP

HSENA : Half Speed serial flash clock Enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

#0 : 0

Disable divide by 2 of serial flash clock for half speed commands

#1 : 1

Enable divide by 2 of serial flash clock for half speed commands

End of enumeration elements list.

HSPHS : Half Speed Phase selection for SDR instructions.
bits : 1 - 1 (1 bit)
access : read-write

Enumeration:

#0 : 0

Select sampling at non-inverted clock

#1 : 1

Select sampling at inverted clock

End of enumeration elements list.

HSDLY : Half Speed Delay selection for SDR instructions.
bits : 2 - 2 (1 bit)
access : read-write

Enumeration:

#0 : 0

One clock cycle delay

#1 : 1

Two clock cycle delay

End of enumeration elements list.

FSPHS : Full Speed Phase selection for SDR instructions.
bits : 5 - 5 (1 bit)
access : read-write

Enumeration:

#0 : 0

Select sampling at non-inverted clock

#1 : 1

Select sampling at inverted clock. This bit is also used in DQS mode and ignored when using non-DQS DDR instructions.

End of enumeration elements list.

FSDLY : Full Speed Delay selection for SDR instructions. Select the delay with respect to the reference edge for the sample point valid for full speed commands:
bits : 6 - 6 (1 bit)
access : read-write

Enumeration:

#0 : 0

One clock cycle delay

#1 : 1

Two clock cycles delay. This bit is also used in DQS mode and ignored when using non-DQS DDR instructions.

End of enumeration elements list.

DDRSMP : DDR Sampling point
bits : 16 - 18 (3 bit)
access : read-write


RBSR

RX Buffer Status Register
address_offset : 0x10C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

RBSR RBSR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RDBFL RDCTR

RDBFL : no description available
bits : 8 - 13 (6 bit)
access : read-only

RDCTR : no description available
bits : 16 - 31 (16 bit)
access : read-only


RBCT

RX Buffer Control Register
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBCT RBCT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WMRK RXBRD

WMRK : no description available
bits : 0 - 4 (5 bit)
access : read-write

RXBRD : no description available
bits : 8 - 8 (1 bit)
access : read-write

Enumeration:

#0 : 0

RX Buffer content is read using the AHB Bus registers QSPI_ARDB0 to QSPI_ARDB31. For details, refer to Exclusive Access to Serial Flash for AHB Commands.

#1 : 1

RX Buffer content is read using the IP Bus registers QSPI_RBDR0 to QSPI_RBDR31.

End of enumeration elements list.


RBDR7

RX Buffer Data Register
address_offset : 0x1270 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR7 RBDR7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT4

Look-up Table register
address_offset : 0x1288 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT4 LUT4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


BUF1CR

Buffer1 Configuration Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF1CR BUF1CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MSTRID ADATSZ

MSTRID : no description available
bits : 0 - 3 (4 bit)
access : read-write

ADATSZ : AHB data transfer size
bits : 8 - 15 (8 bit)
access : read-write


RBDR8

RX Buffer Data Register
address_offset : 0x1490 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR8 RBDR8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


TBSR

TX Buffer Status Register
address_offset : 0x150 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

TBSR TBSR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TRBFL TRCTR

TRBFL : no description available
bits : 8 - 13 (6 bit)
access : read-only

TRCTR : no description available
bits : 16 - 31 (16 bit)
access : read-only


TBDR

TX Buffer Data Register
address_offset : 0x154 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TBDR TBDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TXDATA

TXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT5

Look-up Table register
address_offset : 0x15AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT5 LUT5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


SR

Status Register
address_offset : 0x15C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

SR SR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BUSY IP_ACC AHB_ACC AHBGNT AHBTRN AHB0NE AHB1NE AHB2NE AHB3NE AHB0FUL AHB1FUL AHB2FUL AHB3FUL RXWE RXFULL RXDMA TXEDA TXFULL DLPSMP

BUSY : no description available
bits : 0 - 0 (1 bit)
access : read-only

IP_ACC : no description available
bits : 1 - 1 (1 bit)
access : read-only

AHB_ACC : no description available
bits : 2 - 2 (1 bit)
access : read-only

AHBGNT : no description available
bits : 5 - 5 (1 bit)
access : read-only

AHBTRN : no description available
bits : 6 - 6 (1 bit)
access : read-only

AHB0NE : no description available
bits : 7 - 7 (1 bit)
access : read-only

AHB1NE : no description available
bits : 8 - 8 (1 bit)
access : read-only

AHB2NE : no description available
bits : 9 - 9 (1 bit)
access : read-only

AHB3NE : no description available
bits : 10 - 10 (1 bit)
access : read-only

AHB0FUL : no description available
bits : 11 - 11 (1 bit)
access : read-only

AHB1FUL : no description available
bits : 12 - 12 (1 bit)
access : read-only

AHB2FUL : no description available
bits : 13 - 13 (1 bit)
access : read-only

AHB3FUL : no description available
bits : 14 - 14 (1 bit)
access : read-only

RXWE : no description available
bits : 16 - 16 (1 bit)
access : read-only

RXFULL : no description available
bits : 19 - 19 (1 bit)
access : read-only

RXDMA : no description available
bits : 23 - 23 (1 bit)
access : read-only

TXEDA : Tx Buffer Enough Data Available
bits : 24 - 24 (1 bit)
access : read-only

TXFULL : no description available
bits : 27 - 27 (1 bit)
access : read-only

DLPSMP : no description available
bits : 29 - 31 (3 bit)
access : read-only


FR

Flag Register
address_offset : 0x160 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR FR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TFF IPGEF IPIEF IPAEF IUEF ABOF ABSEF RBDF RBOF ILLINE TBUF TBFF DLPFF

TFF : no description available
bits : 0 - 0 (1 bit)
access : read-write

IPGEF : no description available
bits : 4 - 4 (1 bit)
access : read-write

IPIEF : no description available
bits : 6 - 6 (1 bit)
access : read-write

IPAEF : no description available
bits : 7 - 7 (1 bit)
access : read-write

IUEF : no description available
bits : 11 - 11 (1 bit)
access : read-write

ABOF : no description available
bits : 12 - 12 (1 bit)
access : read-write

ABSEF : no description available
bits : 15 - 15 (1 bit)
access : read-write

RBDF : no description available
bits : 16 - 16 (1 bit)
access : read-write

RBOF : no description available
bits : 17 - 17 (1 bit)
access : read-write

ILLINE : no description available
bits : 23 - 23 (1 bit)
access : read-write

TBUF : no description available
bits : 26 - 26 (1 bit)
access : read-write

TBFF : no description available
bits : 27 - 27 (1 bit)
access : read-write

DLPFF : no description available
bits : 31 - 31 (1 bit)
access : read-write


RSER

Interrupt and DMA Request Select and Enable Register
address_offset : 0x164 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RSER RSER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TFIE IPGEIE IPIEIE IPAEIE IUEIE ABOIE ABSEIE RBDIE RBOIE RBDDE ILLINIE TBUIE TBFIE DLPFIE

TFIE : no description available
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

#0 : 0

No TFF interrupt will be generated

#1 : 1

TFF interrupt will be generated

End of enumeration elements list.

IPGEIE : no description available
bits : 4 - 4 (1 bit)
access : read-write

Enumeration:

#0 : 0

No IPGEF interrupt will be generated

#1 : 1

IPGEF interrupt will be generated

End of enumeration elements list.

IPIEIE : no description available
bits : 6 - 6 (1 bit)
access : read-write

Enumeration:

#0 : 0

No IPIEF interrupt will be generated

#1 : 1

IPIEF interrupt will be generated

End of enumeration elements list.

IPAEIE : no description available
bits : 7 - 7 (1 bit)
access : read-write

Enumeration:

#0 : 0

No IPAEF interrupt will be generated

#1 : 1

IPAEF interrupt will be generated

End of enumeration elements list.

IUEIE : no description available
bits : 11 - 11 (1 bit)
access : read-write

Enumeration:

#0 : 0

No IUEF interrupt will be generated

#1 : 1

IUEF interrupt will be generated

End of enumeration elements list.

ABOIE : no description available
bits : 12 - 12 (1 bit)
access : read-write

Enumeration:

#0 : 0

No ABOF interrupt will be generated

#1 : 1

ABOF interrupt will be generated

End of enumeration elements list.

ABSEIE : no description available
bits : 15 - 15 (1 bit)
access : read-write

Enumeration:

#0 : 0

No ABSEF interrupt will be generated

#1 : 1

ABSEF interrupt will be generated

End of enumeration elements list.

RBDIE : no description available
bits : 16 - 16 (1 bit)
access : read-write

Enumeration:

#0 : 0

No RBDF interrupt will be generated

#1 : 1

RBDF Interrupt will be generated

End of enumeration elements list.

RBOIE : no description available
bits : 17 - 17 (1 bit)
access : read-write

Enumeration:

#0 : 0

No RBOF interrupt will be generated

#1 : 1

RBOF interrupt will be generated

End of enumeration elements list.

RBDDE : no description available
bits : 21 - 21 (1 bit)
access : read-write

Enumeration:

#0 : 0

No DMA request will be generated

#1 : 1

DMA request will be generated

End of enumeration elements list.

ILLINIE : no description available
bits : 23 - 23 (1 bit)
access : read-write

Enumeration:

#0 : 0

No ILLINE interrupt will be generated

#1 : 1

ILLINE interrupt will be generated

End of enumeration elements list.

TBUIE : no description available
bits : 26 - 26 (1 bit)
access : read-write

Enumeration:

#0 : 0

No TBUF interrupt will be generated

#1 : 1

TBUF interrupt will be generated

End of enumeration elements list.

TBFIE : no description available
bits : 27 - 27 (1 bit)
access : read-write

Enumeration:

#0 : 0

No TBFF interrupt will be generated

#1 : 1

TBFF interrupt will be generated

End of enumeration elements list.

DLPFIE : no description available
bits : 31 - 31 (1 bit)
access : read-write

Enumeration:

#0 : 0

No DLPFF interrupt will be generated

#1 : 1

DLPFF interrupt will be generated

End of enumeration elements list.


SPNDST

Sequence Suspend Status Register
address_offset : 0x168 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

SPNDST SPNDST read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SUSPND SPDBUF DATLFT

SUSPND : no description available
bits : 0 - 0 (1 bit)
access : read-only

SPDBUF : no description available
bits : 6 - 7 (2 bit)
access : read-only

DATLFT : no description available
bits : 9 - 15 (7 bit)
access : read-only


RBDR9

RX Buffer Data Register
address_offset : 0x16B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR9 RBDR9 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


SPTRCLR

Sequence Pointer Clear Register
address_offset : 0x16C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SPTRCLR SPTRCLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BFPTRC IPPTRC

BFPTRC : no description available
bits : 0 - 0 (1 bit)
access : read-write

IPPTRC : no description available
bits : 8 - 8 (1 bit)
access : read-write


BUF2CR

Buffer2 Configuration Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF2CR BUF2CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MSTRID ADATSZ

MSTRID : no description available
bits : 0 - 3 (4 bit)
access : read-write

ADATSZ : AHB data transfer size
bits : 8 - 15 (8 bit)
access : read-write


SFA1AD

Serial Flash A1 Top Address
address_offset : 0x180 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SFA1AD SFA1AD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TPADA1

TPADA1 : no description available
bits : 10 - 31 (22 bit)
access : read-write


SFA2AD

Serial Flash A2 Top Address
address_offset : 0x184 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SFA2AD SFA2AD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TPADA2

TPADA2 : no description available
bits : 10 - 31 (22 bit)
access : read-write


SFB1AD

Serial Flash B1Top Address
address_offset : 0x188 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SFB1AD SFB1AD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TPADB1

TPADB1 : no description available
bits : 10 - 31 (22 bit)
access : read-write


SFB2AD

Serial Flash B2Top Address
address_offset : 0x18C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SFB2AD SFB2AD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TPADB2

TPADB2 : no description available
bits : 10 - 31 (22 bit)
access : read-write


LUT6

Look-up Table register
address_offset : 0x18D4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT6 LUT6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR10

RX Buffer Data Register
address_offset : 0x18DC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR10 RBDR10 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


RBDR11

RX Buffer Data Register
address_offset : 0x1B08 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR11 RBDR11 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


BUF3CR

Buffer3 Configuration Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF3CR BUF3CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MSTRID ADATSZ ALLMST

MSTRID : no description available
bits : 0 - 3 (4 bit)
access : read-write

ADATSZ : AHB data transfer size
bits : 8 - 15 (8 bit)
access : read-write

ALLMST : no description available
bits : 31 - 31 (1 bit)
access : read-write


LUT7

Look-up Table register
address_offset : 0x1C00 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT7 LUT7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR12

RX Buffer Data Register
address_offset : 0x1D38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR12 RBDR12 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT8

Look-up Table register
address_offset : 0x1F30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT8 LUT8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR13

RX Buffer Data Register
address_offset : 0x1F6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR13 RBDR13 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


BFGENCR

Buffer Generic Configuration Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BFGENCR BFGENCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEQID PAR_EN

SEQID : no description available
bits : 12 - 15 (4 bit)
access : read-write

PAR_EN : no description available
bits : 16 - 16 (1 bit)
access : read-write


RBDR14

RX Buffer Data Register
address_offset : 0x21A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR14 RBDR14 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT9

Look-up Table register
address_offset : 0x2264 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT9 LUT9 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR15

RX Buffer Data Register
address_offset : 0x23E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR15 RBDR15 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT10

Look-up Table register
address_offset : 0x259C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT10 LUT10 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR16

RX Buffer Data Register
address_offset : 0x2620 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR16 RBDR16 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


RBDR17

RX Buffer Data Register
address_offset : 0x2864 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR17 RBDR17 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT11

Look-up Table register
address_offset : 0x28D8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT11 LUT11 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR18

RX Buffer Data Register
address_offset : 0x2AAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR18 RBDR18 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT12

Look-up Table register
address_offset : 0x2C18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT12 LUT12 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR19

RX Buffer Data Register
address_offset : 0x2CF8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR19 RBDR19 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


RBDR20

RX Buffer Data Register
address_offset : 0x2F48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR20 RBDR20 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT13

Look-up Table register
address_offset : 0x2F5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT13 LUT13 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


BUF0IND

Buffer0 Top Index Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF0IND BUF0IND read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TPINDX0

TPINDX0 : no description available
bits : 3 - 31 (29 bit)
access : read-write


LUTKEY

LUT Key Register
address_offset : 0x300 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUTKEY LUTKEY read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 KEY

KEY : no description available
bits : 0 - 31 (32 bit)
access : read-write


LCKCR

LUT Lock Configuration Register
address_offset : 0x304 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LCKCR LCKCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LOCK UNLOCK

LOCK : no description available
bits : 0 - 0 (1 bit)
access : read-write

UNLOCK : no description available
bits : 1 - 1 (1 bit)
access : read-write


RBDR21

RX Buffer Data Register
address_offset : 0x319C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR21 RBDR21 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT14

Look-up Table register
address_offset : 0x32A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT14 LUT14 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR22

RX Buffer Data Register
address_offset : 0x33F4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR22 RBDR22 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


BUF1IND

Buffer1 Top Index Register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF1IND BUF1IND read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TPINDX1

TPINDX1 : no description available
bits : 3 - 31 (29 bit)
access : read-write


LUT15

Look-up Table register
address_offset : 0x35F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT15 LUT15 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR23

RX Buffer Data Register
address_offset : 0x3650 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR23 RBDR23 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


BUF2IND

Buffer2 Top Index Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF2IND BUF2IND read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TPINDX2

TPINDX2 : no description available
bits : 3 - 31 (29 bit)
access : read-write


RBDR24

RX Buffer Data Register
address_offset : 0x38B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR24 RBDR24 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT16

Look-up Table register
address_offset : 0x3940 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT16 LUT16 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR25

RX Buffer Data Register
address_offset : 0x3B14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR25 RBDR25 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT17

Look-up Table register
address_offset : 0x3C94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT17 LUT17 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR26

RX Buffer Data Register
address_offset : 0x3D7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR26 RBDR26 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


RBDR27

RX Buffer Data Register
address_offset : 0x3FE8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR27 RBDR27 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT18

Look-up Table register
address_offset : 0x3FEC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT18 LUT18 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR0

RX Buffer Data Register
address_offset : 0x400 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR0 RBDR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


RBDR28

RX Buffer Data Register
address_offset : 0x4258 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR28 RBDR28 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT19

Look-up Table register
address_offset : 0x4348 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT19 LUT19 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR29

RX Buffer Data Register
address_offset : 0x44CC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR29 RBDR29 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT20

Look-up Table register
address_offset : 0x46A8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT20 LUT20 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR30

RX Buffer Data Register
address_offset : 0x4744 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR30 RBDR30 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


RBDR31

RX Buffer Data Register
address_offset : 0x49C0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR31 RBDR31 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT21

Look-up Table register
address_offset : 0x4A0C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT21 LUT21 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT22

Look-up Table register
address_offset : 0x4D74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT22 LUT22 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT23

Look-up Table register
address_offset : 0x50E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT23 LUT23 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT24

Look-up Table register
address_offset : 0x5450 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT24 LUT24 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT25

Look-up Table register
address_offset : 0x57C4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT25 LUT25 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT26

Look-up Table register
address_offset : 0x5B3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT26 LUT26 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT27

Look-up Table register
address_offset : 0x5EB8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT27 LUT27 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR1

RX Buffer Data Register
address_offset : 0x604 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR1 RBDR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT0

Look-up Table register
address_offset : 0x620 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT0 LUT0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT28

Look-up Table register
address_offset : 0x6238 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT28 LUT28 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT29

Look-up Table register
address_offset : 0x65BC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT29 LUT29 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT30

Look-up Table register
address_offset : 0x6944 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT30 LUT30 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT31

Look-up Table register
address_offset : 0x6CD0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT31 LUT31 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT32

Look-up Table register
address_offset : 0x7060 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT32 LUT32 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT33

Look-up Table register
address_offset : 0x73F4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT33 LUT33 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT34

Look-up Table register
address_offset : 0x778C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT34 LUT34 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT35

Look-up Table register
address_offset : 0x7B28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT35 LUT35 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT36

Look-up Table register
address_offset : 0x7EC8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT36 LUT36 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


IPCR

IP Configuration Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPCR IPCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IDATSZ PAR_EN SEQID

IDATSZ : no description available
bits : 0 - 15 (16 bit)
access : read-write

PAR_EN : no description available
bits : 16 - 16 (1 bit)
access : read-write

SEQID : no description available
bits : 24 - 27 (4 bit)
access : read-write


RBDR2

RX Buffer Data Register
address_offset : 0x80C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR2 RBDR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT37

Look-up Table register
address_offset : 0x826C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT37 LUT37 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT38

Look-up Table register
address_offset : 0x8614 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT38 LUT38 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT39

Look-up Table register
address_offset : 0x89C0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT39 LUT39 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT40

Look-up Table register
address_offset : 0x8D70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT40 LUT40 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT41

Look-up Table register
address_offset : 0x9124 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT41 LUT41 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT1

Look-up Table register
address_offset : 0x934 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT1 LUT1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT42

Look-up Table register
address_offset : 0x94DC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT42 LUT42 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT43

Look-up Table register
address_offset : 0x9898 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT43 LUT43 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT44

Look-up Table register
address_offset : 0x9C58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT44 LUT44 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT45

Look-up Table register
address_offset : 0xA01C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT45 LUT45 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR3

RX Buffer Data Register
address_offset : 0xA18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR3 RBDR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT46

Look-up Table register
address_offset : 0xA3E4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT46 LUT46 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT47

Look-up Table register
address_offset : 0xA7B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT47 LUT47 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT48

Look-up Table register
address_offset : 0xAB80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT48 LUT48 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT49

Look-up Table register
address_offset : 0xAF54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT49 LUT49 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT50

Look-up Table register
address_offset : 0xB32C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT50 LUT50 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT51

Look-up Table register
address_offset : 0xB708 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT51 LUT51 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT52

Look-up Table register
address_offset : 0xBAE8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT52 LUT52 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT53

Look-up Table register
address_offset : 0xBECC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT53 LUT53 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


FLSHCR

Flash Configuration Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FLSHCR FLSHCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TCSS TCSH

TCSS : no description available
bits : 0 - 3 (4 bit)
access : read-write

TCSH : no description available
bits : 8 - 11 (4 bit)
access : read-write


RBDR4

RX Buffer Data Register
address_offset : 0xC28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR4 RBDR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT54

Look-up Table register
address_offset : 0xC2B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT54 LUT54 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT2

Look-up Table register
address_offset : 0xC4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT2 LUT2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT55

Look-up Table register
address_offset : 0xC6A0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT55 LUT55 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT56

Look-up Table register
address_offset : 0xCA90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT56 LUT56 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT57

Look-up Table register
address_offset : 0xCE84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT57 LUT57 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT58

Look-up Table register
address_offset : 0xD27C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT58 LUT58 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT59

Look-up Table register
address_offset : 0xD678 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT59 LUT59 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT60

Look-up Table register
address_offset : 0xDA78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT60 LUT60 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT61

Look-up Table register
address_offset : 0xDE7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT61 LUT61 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT62

Look-up Table register
address_offset : 0xE284 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT62 LUT62 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


RBDR5

RX Buffer Data Register
address_offset : 0xE3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RBDR5 RBDR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDATA

RXDATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


LUT63

Look-up Table register
address_offset : 0xE690 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT63 LUT63 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write


LUT3

Look-up Table register
address_offset : 0xF68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT3 LUT3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OPRND0 PAD0 INSTR0 OPRND1 PAD1 INSTR1

OPRND0 : Operand for INSTR0.
bits : 0 - 7 (8 bit)
access : read-write

PAD0 : Pad information for INSTR0.
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR0 : Instruction 0
bits : 10 - 15 (6 bit)
access : read-write

OPRND1 : Operand for INSTR1.
bits : 16 - 23 (8 bit)
access : read-write

PAD1 : Pad information for INSTR1.
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

#00 : 00

1 Pad

#01 : 01

2 Pads

#10 : 10

4 Pads

#11 : 11

NA

End of enumeration elements list.

INSTR1 : Instruction 1
bits : 26 - 31 (6 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.