\n

CRC0

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected

Registers

CRCLL

CRC

CRCL

CRCLU

CRCHL

CRCH

CRCHU

GPOLY

GPOLYLL

GPOLYL

GPOLYLU

GPOLYH

GPOLYHL

GPOLYHU

CTRL

CTRLHU


CRCLL

CRC_CRCLL register.
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

CRCLL CRCLL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 CRCLL

CRCLL : CRCLL stores the first 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


CRC

CRC Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

CRC CRC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LL LU HL HU

LL : CRC Low Lower Byte
bits : 0 - 7 (8 bit)
access : read-write

LU : CRC Low Upper Byte
bits : 8 - 15 (8 bit)
access : read-write

HL : CRC High Lower Byte
bits : 16 - 23 (8 bit)
access : read-write

HU : CRC High Upper Byte
bits : 24 - 31 (8 bit)
access : read-write


CRCL

CRC_CRCL register.
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

CRCL CRCL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CRCL

CRCL : CRCL stores the lower 16 bits of the 16/32 bit CRC
bits : 0 - 15 (16 bit)
access : read-write


CRCLU

CRC_CRCLU register.
address_offset : 0x1 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRCLU CRCLU read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 CRCLU

CRCLU : CRCLL stores the second 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


CRCHL

CRC_CRCHL register.
address_offset : 0x2 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

CRCHL CRCHL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 CRCHL

CRCHL : CRCHL stores the third 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


CRCH

CRC_CRCH register.
address_offset : 0x2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

CRCH CRCH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CRCH

CRCH : CRCL stores the high 16 bits of the 16/32 bit CRC
bits : 0 - 15 (16 bit)
access : read-write


CRCHU

CRC_CRCHU register.
address_offset : 0x3 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRCHU CRCHU read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 CRCHU

CRCHU : CRCHU stores the fourth 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


GPOLY

CRC Polynomial Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

GPOLY GPOLY read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LOW HIGH

LOW : Low polynominal half-word
bits : 0 - 15 (16 bit)
access : read-write

HIGH : High polynominal half-word
bits : 16 - 31 (16 bit)
access : read-write


GPOLYLL

CRC_GPOLYLL register.
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

GPOLYLL GPOLYLL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 GPOLYLL

GPOLYLL : POLYLL stores the first 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


GPOLYL

CRC_GPOLYL register.
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

GPOLYL GPOLYL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPOLYL

GPOLYL : POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value
bits : 0 - 15 (16 bit)
access : read-write


GPOLYLU

CRC_GPOLYLU register.
address_offset : 0x5 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPOLYLU GPOLYLU read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 GPOLYLU

GPOLYLU : POLYLL stores the second 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


GPOLYH

CRC_GPOLYH register.
address_offset : 0x6 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

GPOLYH GPOLYH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPOLYH

GPOLYH : POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value
bits : 0 - 15 (16 bit)
access : read-write


GPOLYHL

CRC_GPOLYHL register.
address_offset : 0x6 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
alternate_register : CRC
reset_Mask : 0x0

GPOLYHL GPOLYHL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 GPOLYHL

GPOLYHL : POLYHL stores the third 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


GPOLYHU

CRC_GPOLYHU register.
address_offset : 0x7 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPOLYHU GPOLYHU read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 GPOLYHU

GPOLYHU : POLYHU stores the fourth 8 bits of the 32 bit CRC
bits : 0 - 7 (8 bit)
access : read-write


CTRL

CRC Control Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTRL CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RESERVED TCRC WAS FXOR RESERVED TOTR TOT

RESERVED : no description available
bits : 0 - 23 (24 bit)
access : read-only

TCRC : no description available
bits : 24 - 24 (1 bit)
access : read-write

Enumeration:

#0 : 0

16-bit CRC protocol.

#1 : 1

32-bit CRC protocol.

End of enumeration elements list.

WAS : Write CRC data register as seed
bits : 25 - 25 (1 bit)
access : read-write

Enumeration:

#0 : 0

Writes to the CRC data register are data values.

#1 : 1

Writes to the CRC data register are seed values.

End of enumeration elements list.

FXOR : Complement Read of CRC data register
bits : 26 - 26 (1 bit)
access : read-write

Enumeration:

#0 : 0

No XOR on reading.

#1 : 1

Invert or complement the read value of the CRC data register.

End of enumeration elements list.

RESERVED : no description available
bits : 27 - 27 (1 bit)
access : read-only

TOTR : Type of Transpose for Read
bits : 28 - 29 (2 bit)
access : read-write

Enumeration:

#00 : 00

No transposition.

#01 : 01

Bits in bytes are transposed; bytes are not transposed.

#10 : 10

Both bits in bytes and bytes are transposed.

#11 : 11

Only bytes are transposed; no bits in a byte are transposed.

End of enumeration elements list.

TOT : Type of Transpose for Writes
bits : 30 - 31 (2 bit)
access : read-write

Enumeration:

#00 : 00

No transposition.

#01 : 01

Bits in bytes are transposed; bytes are not transposed.

#10 : 10

Both bits in bytes and bytes are transposed.

#11 : 11

Only bytes are transposed; no bits in a byte are transposed.

End of enumeration elements list.


CTRLHU

CRC_CTRLHU register.
address_offset : 0xB Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTRLHU CTRLHU read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 TCRC WAS FXOR RESERVED TOTR TOT

TCRC : no description available
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

#0 : 0

16-bit CRC protocol.

#1 : 1

32-bit CRC protocol.

End of enumeration elements list.

WAS : no description available
bits : 1 - 1 (1 bit)
access : read-write

Enumeration:

#0 : 0

Writes to CRC data register are data values.

#1 : 1

Writes to CRC data reguster are seed values.

End of enumeration elements list.

FXOR : no description available
bits : 2 - 2 (1 bit)
access : read-write

Enumeration:

#0 : 0

No XOR on reading.

#1 : 1

Invert or complement the read value of CRC data register.

End of enumeration elements list.

RESERVED : no description available
bits : 3 - 3 (1 bit)
access : read-only

TOTR : no description available
bits : 4 - 5 (2 bit)
access : read-write

Enumeration:

#00 : 00

No Transposition.

#01 : 01

Bits in bytes are transposed, bytes are not transposed.

#10 : 10

Both bits in bytes and bytes are transposed.

#11 : 11

Only bytes are transposed; no bits in a byte are transposed.

End of enumeration elements list.

TOT : no description available
bits : 6 - 7 (2 bit)
access : read-write

Enumeration:

#00 : 00

No Transposition.

#01 : 01

Bits in bytes are transposed, bytes are not transposed.

#10 : 10

Both bits in bytes and bytes are transposed.

#11 : 11

Only bytes are transposed; no bits in a byte are transposed.

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.