\n

GPIO

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1D byte (0x0)
mem_usage : registers
protection : not protected

Registers

PDOR

PDIR

PDDR

GACR


PDOR

Port Data Output Register
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDOR PDOR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 PDO

PDO : Port Data Output
bits : 0 - 7 (8 bit)
access : read-write

Enumeration:

#0 : 0

Logic level 0 is driven on pin, provided pin is configured for general-purpose output.

#1 : 1

Logic level 1 is driven on pin, provided pin is configured for general-purpose output.

End of enumeration elements list.


PDIR

Port Data Input Register
address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

PDIR PDIR read-only 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 PDI

PDI : Port Data Input
bits : 0 - 7 (8 bit)
access : read-only

Enumeration:

#0 : 0

Pin logic level is logic 0, or is not configured for use by digital function.

#1 : 1

Pin logic level is logic 1.

End of enumeration elements list.


PDDR

Port Data Direction Register
address_offset : 0x14 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDDR PDDR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 PDD

PDD : Port Data Direction
bits : 0 - 7 (8 bit)
access : read-write

Enumeration:

#0 : 0

Pin is configured as general-purpose input, for the GPIO function.

#1 : 1

Pin is configured as general-purpose output, for the GPIO function.

End of enumeration elements list.


GACR

GPIO Attribute Checker Register
address_offset : 0x1C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GACR GACR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ACB RESERVED ROB

ACB : Attribute Check Byte
bits : 0 - 2 (3 bit)
access : read-write

Enumeration:

#000 : 000

User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write

#001 : 001

User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write

#010 : 010

User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write

#011 : 011

User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write

#100 : 100

User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write

#101 : 101

User nonsecure: None; User Secure: None; Privileged Secure: Read + Write

#110 : 110

User nonsecure: None; User Secure: None; Privileged Secure: Read

#111 : 111

User nonsecure: None; User Secure: None; Privileged Secure: None

End of enumeration elements list.

RESERVED : no description available
bits : 3 - 6 (4 bit)
access : read-only

ROB : Read-Only Byte
bits : 7 - 7 (1 bit)
access : read-write

Enumeration:

#0 : 0

Writes to the ACB are allowed.

#1 : 1

Writes to the ACB are ignored.

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.