\n

EWM

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x6 byte (0x0)
mem_usage : registers
protection : not protected

Registers

CTRL

SERV

CMPL

CMPH

CLKCTRL

CLKPRESCALER


CTRL

Control Register
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTRL CTRL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 EWMEN ASSIN INEN INTEN RESERVED

EWMEN : EWM enable.
bits : 0 - 0 (1 bit)
access : read-write

ASSIN : EWM_in's Assertion State Select.
bits : 1 - 1 (1 bit)
access : read-write

INEN : Input Enable.
bits : 2 - 2 (1 bit)
access : read-write

INTEN : Interrupt Enable.
bits : 3 - 3 (1 bit)
access : read-write

RESERVED : no description available
bits : 4 - 7 (4 bit)
access : read-only


SERV

Service Register
address_offset : 0x1 Bytes (0x0)
size : 8 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

SERV SERV write-only 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 SERVICE

SERVICE : no description available
bits : 0 - 7 (8 bit)
access : write-only


CMPL

Compare Low Register
address_offset : 0x2 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CMPL CMPL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 COMPAREL

COMPAREL : no description available
bits : 0 - 7 (8 bit)
access : read-write


CMPH

Compare High Register
address_offset : 0x3 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CMPH CMPH read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 COMPAREH

COMPAREH : no description available
bits : 0 - 7 (8 bit)
access : read-write


CLKCTRL

Clock Control Register
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CLKCTRL CLKCTRL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 CLKSEL RESERVED

CLKSEL : no description available
bits : 0 - 1 (2 bit)
access : read-write

RESERVED : no description available
bits : 2 - 7 (6 bit)
access : read-only


CLKPRESCALER

Clock Prescaler Register
address_offset : 0x5 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CLKPRESCALER CLKPRESCALER read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 CLK_DIV

CLK_DIV : no description available
bits : 0 - 7 (8 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.