\n
address_offset : 0x0 Bytes (0x0)
size : 0xCF4 byte (0x0)
mem_usage : registers
protection : not protected
OTP Controller Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR : no description available
bits : 0 - 6 (7 bit)
access : read-write
RESERVED : no description available
bits : 7 - 7 (1 bit)
access : read-only
BUSY : no description available
bits : 8 - 8 (1 bit)
access : read-only
ERROR : no description available
bits : 9 - 9 (1 bit)
access : read-write
RELOAD_SHADOWS : no description available
bits : 10 - 10 (1 bit)
access : read-write
CRC_TEST : no description available
bits : 11 - 11 (1 bit)
access : read-write
CRC_FAIL : no description available
bits : 12 - 12 (1 bit)
access : read-write
RESERVED : no description available
bits : 13 - 15 (3 bit)
access : read-only
WR_UNLOCK : no description available
bits : 16 - 31 (16 bit)
access : read-write
Enumeration:
#11111001110111 : 11111001110111
Key needed to unlock OCOTP_DATA register.
End of enumeration elements list.
OTP Controller Timing Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
STROBE_PROG : no description available
bits : 0 - 11 (12 bit)
access : read-write
RELAX : no description available
bits : 12 - 15 (4 bit)
access : read-write
STROBE_READ : no description available
bits : 16 - 21 (6 bit)
access : read-write
WAIT : no description available
bits : 22 - 27 (6 bit)
access : read-write
RESERVED : no description available
bits : 28 - 31 (4 bit)
access : read-only
OTP Controller Write Data Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : no description available
bits : 0 - 31 (32 bit)
access : read-write
OTP Controller Read Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
READ_FUSE : no description available
bits : 0 - 0 (1 bit)
access : read-write
RESERVED : no description available
bits : 1 - 31 (31 bit)
access : read-only
OTP Controller Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR : no description available
bits : 0 - 6 (7 bit)
access : read-write
RESERVED : no description available
bits : 7 - 7 (1 bit)
access : read-only
BUSY : no description available
bits : 8 - 8 (1 bit)
access : read-only
ERROR : no description available
bits : 9 - 9 (1 bit)
access : read-write
RELOAD_SHADOWS : no description available
bits : 10 - 10 (1 bit)
access : read-write
CRC_TEST : no description available
bits : 11 - 11 (1 bit)
access : read-write
CRC_FAIL : no description available
bits : 12 - 12 (1 bit)
access : read-write
RESERVED : no description available
bits : 13 - 15 (3 bit)
access : read-only
WR_UNLOCK : no description available
bits : 16 - 31 (16 bit)
access : read-write
Enumeration:
#11111001110111 : 11111001110111
Key needed to unlock OCOTP_DATA register.
End of enumeration elements list.
OTP Controller Read Data Register
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank0 Word0 (Lock controls)
address_offset : 0x400 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RESERVED : no description available
bits : 0 - 1 (2 bit)
access : read-only
BOOT_CFG_LOCK : Perform lock on BOOT related fuses.
bits : 2 - 3 (2 bit)
access : read-only
RESERVED : no description available
bits : 4 - 5 (2 bit)
access : read-only
SJC_RESP_LOCK : no description available
bits : 6 - 6 (1 bit)
access : read-only
RESERVED : Reserved.
bits : 7 - 7 (1 bit)
access : read-only
MAC_ADDR_LOCK : Lock MAC_ADDR fuses.
bits : 8 - 9 (2 bit)
access : read-only
GP1_LOCK : Lock for General Purpose fuse register #1 (GP1)
bits : 10 - 11 (2 bit)
access : read-only
GP2_LOCK : Lock for General Purpose fuse register #2 (GP2)
bits : 12 - 13 (2 bit)
access : read-only
SRK_LOCK : no description available
bits : 14 - 14 (1 bit)
access : read-only
RESERVED : no description available
bits : 15 - 16 (2 bit)
access : read-only
RESERVED : no description available
bits : 17 - 17 (1 bit)
access : read-only
ANALOG_LOCK : no description available
bits : 18 - 19 (2 bit)
access : read-only
PMU_LOCK : no description available
bits : 20 - 21 (2 bit)
access : read-only
MISC_CONF_LOCK : no description available
bits : 22 - 22 (1 bit)
access : read-only
RESERVED : no description available
bits : 23 - 25 (3 bit)
access : read-only
CRC_GP_LO_LOCK : no description available
bits : 26 - 27 (2 bit)
access : read-only
CRC_GP_HI_LOCK : no description available
bits : 28 - 29 (2 bit)
access : read-only
RESERVED : no description available
bits : 30 - 31 (2 bit)
access : read-only
Value of OTP Bank0 Word1 (Configuration and Manufacturing Info.)
address_offset : 0x410 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SJC_CHALL : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank0 Word2 (Configuration and Manufacturing Info.)
address_offset : 0x420 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SJC_CHALL : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank0 Word5 (Configuration and Manufacturing Info.)
address_offset : 0x450 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BOOT_CFG1 : no description available
bits : 0 - 7 (8 bit)
access : read-write
BOOT_CFG2 : no description available
bits : 8 - 15 (8 bit)
access : read-write
BOOT_CFG3 : no description available
bits : 16 - 23 (8 bit)
access : read-write
BOOT_CFG4 : no description available
bits : 24 - 31 (8 bit)
access : read-write
Value of OTP Bank0 Word6 (Configuration and Manufacturing Info.)
address_offset : 0x460 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RESERVED : no description available
bits : 0 - 0 (1 bit)
access : read-write
SEC_CONFIG : Security Configuration (with SEC_CONFIG[0]).
bits : 1 - 1 (1 bit)
access : read-write
RESERVED : no description available
bits : 2 - 2 (1 bit)
access : read-write
DIR_BT_DIS : Direct Boot Disable.
bits : 3 - 3 (1 bit)
access : read-write
Enumeration:
#0 : 0
Enable
#1 : 1
Disable
End of enumeration elements list.
BT_FUSE_SEL : Determines, whether using fuses for boot configuration, or GPIO /Serial loader.
bits : 4 - 4 (1 bit)
access : read-write
RESERVED : no description available
bits : 5 - 17 (13 bit)
access : read-only
RESERVED : no description available
bits : 18 - 18 (1 bit)
access : read-write
CSU_ALARM_DISABLE : CSU Alarm disable bit.
bits : 19 - 19 (1 bit)
access : read-write
Enumeration:
#0 : 0
CSU alarms are enabled
#1 : 1
CSU alarams are disabled
End of enumeration elements list.
SJC_DISABLE : Secure JTAG Controller module.
bits : 20 - 20 (1 bit)
access : read-write
Enumeration:
#0 : 0
Secure JTAG Controller is enabled
#1 : 1
Secure JTAG Controller is disabled
End of enumeration elements list.
WDOG_ENABLE : Watchdog Enable.
bits : 21 - 21 (1 bit)
access : read-write
Enumeration:
#0 : 0
Watch-Dog is disabled.
#1 : 1
Watch-Dog is enabled.
End of enumeration elements list.
JTAG_SMODE : JTAG Security Mode.
bits : 22 - 23 (2 bit)
access : read-write
Enumeration:
#00 : 00
JTAG enable mode
#01 : 01
Secure JTAG mode
#11 : 11
No debug mode
End of enumeration elements list.
RESERVED : no description available
bits : 24 - 25 (2 bit)
access : read-only
KTE : Kill Trace Enable.
bits : 26 - 26 (1 bit)
access : read-write
Enumeration:
#0 : 0
Bus tracing is allowed
#1 : 1
Bus tracing is allowed in case security state as defined by Secure JTAG allows it (for example, JTAG_ENABLE or NO_DEBUG)
End of enumeration elements list.
JTAG_HEO : JTAG HAB Enable Override.
bits : 27 - 27 (1 bit)
access : read-write
Enumeration:
#0 : 0
HAB may enable JTAG debug access
#1 : 1
HAB JTAG enable is overridden (HAB may not enable JTAG debug access)
End of enumeration elements list.
RESERVED : no description available
bits : 28 - 31 (4 bit)
access : read-only
Value of OTP Bank1 Word7 (General Purpose Customer Defined Info.)
address_offset : 0x4F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
USB_VID : USB Vendor ID.
bits : 0 - 15 (16 bit)
access : read-write
USB0_PID : USB Product ID.
bits : 16 - 31 (16 bit)
access : read-write
Shadow Register for OTP Bank2 Word0 (OTPMK and CRYPTO Key)
address_offset : 0x500 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OTPMK : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank2 Word1 (OTPMK and CRYPTO Key)
address_offset : 0x510 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OTPMK : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank2 Word2 (OTPMK and CRYPTO Key)
address_offset : 0x520 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OTPMK : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank2 Word3 (OTPMK and CRYPTO Key)
address_offset : 0x530 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OTPMK : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank2 Word4 (OTPMK Key)
address_offset : 0x540 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OTPMK : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank2 Word5 (OTPMK Key)
address_offset : 0x550 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OTPMK : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank2 Word6 (OTPMK Key)
address_offset : 0x560 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OTPMK : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank2 Word7 (OTPMK Key)
address_offset : 0x570 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OTPMK : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank3 Word0 (SRK Hash)
address_offset : 0x580 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank3 Word1 (SRK Hash)
address_offset : 0x590 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank3 Word2 (SRK Hash)
address_offset : 0x5A0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank3 Word3 (SRK Hash)
address_offset : 0x5B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank3 Word4 (SRK Hash)
address_offset : 0x5C0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank3 Word5 (SRK Hash)
address_offset : 0x5D0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank3 Word6 (SRK Hash)
address_offset : 0x5E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Shadow Register for OTP Bank3 Word7 (SRK Hash)
address_offset : 0x5F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Software Controllable Set Register
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HAB_JDE : no description available
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#1 : 1
JTAG debugging is enabled by the HAB (though this signal may be gated off)
End of enumeration elements list.
SPARE : no description available
bits : 1 - 30 (30 bit)
access : read-write
LOCK : no description available
bits : 31 - 31 (1 bit)
access : read-write
Value of OTP Bank4 Word0 (Secure JTAG Response Field)
address_offset : 0x600 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank4 Word1 (Secure JTAG Response Field)
address_offset : 0x610 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank4 Word2 (MAC Address)
address_offset : 0x620 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank4 Word3 (MAC Address)
address_offset : 0x630 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Software Controllable Set Register
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HAB_JDE : no description available
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#1 : 1
JTAG debugging is enabled by the HAB (though this signal may be gated off)
End of enumeration elements list.
SPARE : no description available
bits : 1 - 30 (30 bit)
access : read-write
LOCK : no description available
bits : 31 - 31 (1 bit)
access : read-write
Value of OTP Bank4 Word4 (MAC Address)
address_offset : 0x640 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank4 Word5 (MAC Address)
address_offset : 0x650 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank4 Word6 (HW Capabilities)
address_offset : 0x660 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank4 Word7 (HW Capabilities)
address_offset : 0x670 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BITS : no description available
bits : 0 - 31 (32 bit)
access : read-write
Software Controllable Set Register
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HAB_JDE : no description available
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#1 : 1
JTAG debugging is enabled by the HAB (though this signal may be gated off)
End of enumeration elements list.
SPARE : no description available
bits : 1 - 30 (30 bit)
access : read-write
LOCK : no description available
bits : 31 - 31 (1 bit)
access : read-write
Value of OTP Bank5 Word0
address_offset : 0x680 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ALARM_DIS : no description available
bits : 0 - 1 (2 bit)
access : read-write
ALARM_OUT : no description available
bits : 2 - 3 (2 bit)
access : read-write
COUNTER_ALARM : CSU Fuse force counter alarm.
bits : 4 - 4 (1 bit)
access : read-write
RESERVED : no description available
bits : 5 - 31 (27 bit)
access : read-only
Software Controllable Set Register
address_offset : 0x6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HAB_JDE : no description available
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#1 : 1
JTAG debugging is enabled by the HAB (though this signal may be gated off)
End of enumeration elements list.
SPARE : no description available
bits : 1 - 30 (30 bit)
access : read-write
LOCK : no description available
bits : 31 - 31 (1 bit)
access : read-write
Value of OTP Bank5 Word7 (HW Capabilities)
address_offset : 0x6F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RESERVED : no description available
bits : 0 - 7 (8 bit)
access : read-only
MC_ERA : no description available
bits : 8 - 15 (8 bit)
access : read-write
AP_BI_VER : no description available
bits : 16 - 31 (16 bit)
access : read-write
OTP Controller CRC address
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA_START_ADDR : no description available
bits : 0 - 7 (8 bit)
access : read-write
DATA_END_ADDR : no description available
bits : 8 - 15 (8 bit)
access : read-write
CRC_ADDR : no description available
bits : 16 - 18 (3 bit)
access : read-write
RESERVED : no description available
bits : 19 - 31 (13 bit)
access : read-only
OTP Controller Control Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR : no description available
bits : 0 - 6 (7 bit)
access : read-write
RESERVED : no description available
bits : 7 - 7 (1 bit)
access : read-only
BUSY : no description available
bits : 8 - 8 (1 bit)
access : read-only
ERROR : no description available
bits : 9 - 9 (1 bit)
access : read-write
RELOAD_SHADOWS : no description available
bits : 10 - 10 (1 bit)
access : read-write
CRC_TEST : no description available
bits : 11 - 11 (1 bit)
access : read-write
CRC_FAIL : no description available
bits : 12 - 12 (1 bit)
access : read-write
RESERVED : no description available
bits : 13 - 15 (3 bit)
access : read-only
WR_UNLOCK : no description available
bits : 16 - 31 (16 bit)
access : read-write
Enumeration:
#11111001110111 : 11111001110111
Key needed to unlock OCOTP_DATA register.
End of enumeration elements list.
OTP Controller CRC Value Register
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank7 Word0 (Configuration and Manufacturing Info.)
address_offset : 0x880 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RESERVED : no description available
bits : 0 - 7 (8 bit)
access : read-only
RESERVED : no description available
bits : 8 - 31 (24 bit)
access : read-only
Value of OTP Bank7 Word1 (Configuration and Manufacturing Info.)
address_offset : 0x890 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RESERVED : no description available
bits : 0 - 7 (8 bit)
access : read-only
RESERVED : no description available
bits : 8 - 31 (24 bit)
access : read-only
Value of OTP Bank7 Word2 (Configuration and Manufacturing Info.)
address_offset : 0x8A0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RESERVED : no description available
bits : 0 - 2 (3 bit)
access : read-only
RESERVED : no description available
bits : 3 - 3 (1 bit)
access : read-only
RESERVED : no description available
bits : 4 - 6 (3 bit)
access : read-only
RESERVED : no description available
bits : 7 - 7 (1 bit)
access : read-only
RESERVED : no description available
bits : 8 - 10 (3 bit)
access : read-only
RESERVED : no description available
bits : 11 - 11 (1 bit)
access : read-only
RESERVED : no description available
bits : 12 - 13 (2 bit)
access : read-only
RESERVED : no description available
bits : 14 - 31 (18 bit)
access : read-only
Value of OTP Bank7 Word3 (Configuration and Manufacturing Info.)
address_offset : 0x8B0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RESERVED : no description available
bits : 0 - 3 (4 bit)
access : read-only
RESERVED : no description available
bits : 4 - 15 (12 bit)
access : read-only
RESERVED : no description available
bits : 16 - 23 (8 bit)
access : read-only
RESERVED : no description available
bits : 24 - 27 (4 bit)
access : read-only
RESERVED : no description available
bits : 28 - 31 (4 bit)
access : read-only
Value of OTP Bank7 Word4 (Configuration and Manufacturing Info.)
address_offset : 0x8C0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RESERVED : no description available
bits : 0 - 2 (3 bit)
access : read-only
RESERVED : no description available
bits : 3 - 3 (1 bit)
access : read-only
RESERVED : no description available
bits : 4 - 31 (28 bit)
access : read-only
Value of OTP Bank7 Word5 (Memory Related Info.)
address_offset : 0x8D0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VADC_BANDGAP : no description available
bits : 0 - 3 (4 bit)
access : read-write
RESERVED : no description available
bits : 4 - 7 (4 bit)
access : read-only
ADC0_CAL : no description available
bits : 8 - 11 (4 bit)
access : read-write
ADC1_CAL : no description available
bits : 12 - 15 (4 bit)
access : read-write
RESERVED : no description available
bits : 16 - 23 (8 bit)
access : read-write
RNG_TRIM : no description available
bits : 24 - 31 (8 bit)
access : read-write
Value of OTP Bank7 Word6 (Memory Related Info.)
address_offset : 0x8E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VOLTAGE_MON_TRIM : no description available
bits : 0 - 9 (10 bit)
access : read-write
TEMP_MON_TRIM : no description available
bits : 10 - 19 (10 bit)
access : read-write
RESERVED : no description available
bits : 20 - 23 (4 bit)
access : read-only
VOLT_TEMP_TAMPER_BGR_TRIM : The tamper detect BGR Trim.
bits : 24 - 29 (6 bit)
access : read-write
VOLT_MON_DIS : Voltage mointor enable.
bits : 30 - 30 (1 bit)
access : read-write
Enumeration:
#0 : 0
Enable
#1 : 1
Disable
End of enumeration elements list.
TEMP_MON_DIS : no description available
bits : 31 - 31 (1 bit)
access : read-write
Enumeration:
#0 : 0
Enable
#1 : 1
Disable
End of enumeration elements list.
Value of OTP Bank7 Word7 (Memory Related Info.)
address_offset : 0x8F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VOLT_TEMP_TAMPER_PROG : no description available
bits : 0 - 5 (6 bit)
access : read-write
RESERVED : no description available
bits : 6 - 15 (10 bit)
access : read-only
USB1_PID : no description available
bits : 16 - 31 (16 bit)
access : read-write
OTP Controller Version Register
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
STEP : no description available
bits : 0 - 15 (16 bit)
access : read-only
MINOR : no description available
bits : 16 - 23 (8 bit)
access : read-only
MAJOR : no description available
bits : 24 - 31 (8 bit)
access : read-only
OTP Controller Control Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR : no description available
bits : 0 - 6 (7 bit)
access : read-write
RESERVED : no description available
bits : 7 - 7 (1 bit)
access : read-only
BUSY : no description available
bits : 8 - 8 (1 bit)
access : read-only
ERROR : no description available
bits : 9 - 9 (1 bit)
access : read-write
RELOAD_SHADOWS : no description available
bits : 10 - 10 (1 bit)
access : read-write
CRC_TEST : no description available
bits : 11 - 11 (1 bit)
access : read-write
CRC_FAIL : no description available
bits : 12 - 12 (1 bit)
access : read-write
RESERVED : no description available
bits : 13 - 15 (3 bit)
access : read-only
WR_UNLOCK : no description available
bits : 16 - 31 (16 bit)
access : read-write
Enumeration:
#11111001110111 : 11111001110111
Key needed to unlock OCOTP_DATA register.
End of enumeration elements list.
Value of OTP Bank15 Word0
address_offset : 0xC80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CRC32 : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank15 Word1
address_offset : 0xC90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CRC32 : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank15 Word2
address_offset : 0xCA0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CRC32 : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank15 Word3
address_offset : 0xCB0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CRC32 : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank15 Word4
address_offset : 0xCC0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CRC32 : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank15 Word5
address_offset : 0xCD0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CRC32 : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank15 Word6
address_offset : 0xCE0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CRC32 : no description available
bits : 0 - 31 (32 bit)
access : read-write
Value of OTP Bank15 Word7
address_offset : 0xCF0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CRC32 : no description available
bits : 0 - 31 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.