\n

VIU3

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x4C byte (0x0)
mem_usage : registers
protection : not protected

Registers

SCR

CHROMA_BLUE

DMA_ADDR

DMA_INC

INVSZ

HPRALRM

ALPHA

HFACTOR

VFACTOR

VID_SIZE

LUT_ADDR

LUT_DATA

EXT_CONFIG

LUMA_COMP

RGB_Y

RGB_U

RGB_V

CHROMA_RED

CHROMA_GREEN


SCR

Status And Configuration Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SCR SCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SOFT_RESET FORMAT_CTRL ERROR_CODE FIELD_EN VSYNC_EN HSYNC_EN VSTART_EN DMA_END_EN ERROR_EN ECC_EN RESERVED FIELD_IRQ VSYNC_IRQ HSYNC_IRQ VSTART_IRQ DMA_END_IRQ ERROR_IRQ RESERVED MODE444 BC_EN YUV2RGB_EN SCALER_EN DMA_ACT FIELD_NO DITHER_ON ROUND_ON MODE32BIT

SOFT_RESET : no description available
bits : 0 - 0 (1 bit)
access : read-write

FORMAT_CTRL : no description available
bits : 1 - 3 (3 bit)
access : read-write

ERROR_CODE : no description available
bits : 4 - 7 (4 bit)
access : read-only

Enumeration:

#0000 : 0000

No error

#0001 : 0001

DMA arm command given during vertical active, DMA_ACT does not accept the value on IPS bus.

#0010 : 0010

DMA arm command given during vertical blanking when DMA_ACT is set.

#0100 : 0100

Line too long

#0101 : 0101

Too many lines in a field/frame

#0110 : 0110

Line too short

#0111 : 0111

Not enough lines in a field/frame

#1000 : 1000

FIFO overflow

#1001 : 1001

FIFO underflow

#1010 : 1010

One bit ECC error

#1011 : 1011

Two or more bits ECC error

End of enumeration elements list.

FIELD_EN : no description available
bits : 8 - 8 (1 bit)
access : read-write

VSYNC_EN : no description available
bits : 9 - 9 (1 bit)
access : read-write

HSYNC_EN : no description available
bits : 10 - 10 (1 bit)
access : read-write

VSTART_EN : no description available
bits : 11 - 11 (1 bit)
access : read-write

DMA_END_EN : no description available
bits : 12 - 12 (1 bit)
access : read-write

ERROR_EN : no description available
bits : 13 - 13 (1 bit)
access : read-write

ECC_EN : no description available
bits : 14 - 14 (1 bit)
access : read-write

RESERVED : no description available
bits : 15 - 15 (1 bit)
access : read-only

FIELD_IRQ : no description available
bits : 16 - 16 (1 bit)
access : read-write

VSYNC_IRQ : no description available
bits : 17 - 17 (1 bit)
access : read-write

HSYNC_IRQ : no description available
bits : 18 - 18 (1 bit)
access : read-write

VSTART_IRQ : no description available
bits : 19 - 19 (1 bit)
access : read-write

DMA_END_IRQ : no description available
bits : 20 - 20 (1 bit)
access : read-write

ERROR_IRQ : no description available
bits : 21 - 21 (1 bit)
access : read-write

RESERVED : no description available
bits : 22 - 22 (1 bit)
access : read-only

MODE444 : no description available
bits : 23 - 23 (1 bit)
access : read-write

BC_EN : no description available
bits : 24 - 24 (1 bit)
access : read-write

YUV2RGB_EN : no description available
bits : 25 - 25 (1 bit)
access : read-write

SCALER_EN : no description available
bits : 26 - 26 (1 bit)
access : read-write

DMA_ACT : no description available
bits : 27 - 27 (1 bit)
access : read-write

FIELD_NO : no description available
bits : 28 - 28 (1 bit)
access : read-only

DITHER_ON : no description available
bits : 29 - 29 (1 bit)
access : read-write

ROUND_ON : no description available
bits : 30 - 30 (1 bit)
access : read-write

MODE32BIT : no description available
bits : 31 - 31 (1 bit)
access : read-write

Enumeration:

#0 : 0

16-bit RGB or YUV 4:2:2 output

#1 : 1

32-bit RGB or YUV 4:4:4 output. DITHER_ON and ROUND_ON are ignored if output is 32-bit RGB.

End of enumeration elements list.


CHROMA_BLUE

Chroma Coefficients For Blue Matrix
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CHROMA_BLUE CHROMA_BLUE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CB_BLUE RESERVED CR_BLUE RESERVED

CB_BLUE : no description available
bits : 0 - 11 (12 bit)
access : read-write

RESERVED : no description available
bits : 12 - 15 (4 bit)
access : read-only

CR_BLUE : no description available
bits : 16 - 26 (11 bit)
access : read-write

RESERVED : no description available
bits : 27 - 31 (5 bit)
access : read-only


DMA_ADDR

Base Address Of Every Field/Frame Of Picture In Memory
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMA_ADDR DMA_ADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RESERVED ADDR

RESERVED : no description available
bits : 0 - 2 (3 bit)
access : read-only

ADDR : no description available
bits : 3 - 31 (29 bit)
access : read-write


DMA_INC

Horizontal DMA Increment
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMA_INC DMA_INC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RESERVED INC RESERVED

RESERVED : no description available
bits : 0 - 2 (3 bit)
access : read-only

INC : no description available
bits : 3 - 15 (13 bit)
access : read-write

RESERVED : no description available
bits : 16 - 31 (16 bit)
access : read-only


INVSZ

Input Video Pixel and Line Count
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INVSZ INVSZ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PIXELC LINEC

PIXELC : no description available
bits : 0 - 15 (16 bit)
access : read-write

LINEC : no description available
bits : 16 - 31 (16 bit)
access : read-write


HPRALRM

High IPM Request Priority Alarm
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

HPRALRM HPRALRM read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ALARM RESERVED

ALARM : no description available
bits : 0 - 7 (8 bit)
access : read-write

RESERVED : no description available
bits : 8 - 31 (24 bit)
access : read-only


ALPHA

Programable Alpha Value
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALPHA ALPHA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ALPHA RESERVED

ALPHA : no description available
bits : 0 - 7 (8 bit)
access : read-write

RESERVED : no description available
bits : 8 - 31 (24 bit)
access : read-only


HFACTOR

Down Scaling Factor In Horizontal Direction
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

HFACTOR HFACTOR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FACTOR RESERVED

FACTOR : no description available
bits : 0 - 10 (11 bit)
access : read-write

RESERVED : no description available
bits : 11 - 31 (21 bit)
access : read-only


VFACTOR

Down Scaling Factor In Vertical Direction
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

VFACTOR VFACTOR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FACTOR RESERVED

FACTOR : no description available
bits : 0 - 10 (11 bit)
access : read-write

RESERVED : no description available
bits : 11 - 31 (21 bit)
access : read-only


VID_SIZE

Down Scaling Destination Pixel and Line Count
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

VID_SIZE VID_SIZE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PIXELC LINEC

PIXELC : no description available
bits : 0 - 15 (16 bit)
access : read-write

LINEC : no description available
bits : 16 - 31 (16 bit)
access : read-write


LUT_ADDR

B/C Adjust Look-up-table Current Address
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT_ADDR LUT_ADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RESERVED ADDR RESERVED

RESERVED : no description available
bits : 0 - 1 (2 bit)
access : read-only

ADDR : no description available
bits : 2 - 9 (8 bit)
access : read-write

RESERVED : no description available
bits : 10 - 31 (22 bit)
access : read-only


LUT_DATA

B/C Adjust Look-up-table Data Entry
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUT_DATA LUT_DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA

DATA : no description available
bits : 0 - 31 (32 bit)
access : read-write


EXT_CONFIG

Extended Configuration Register
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EXT_CONFIG EXT_CONFIG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HMIRROR_EN DE_POL HSYNC_POL VSYNC_POL PCLK_POL INP_FORMAT DE_VALID RGB2YUV_EN RESERVED LENDIAN CS_EN RESERVED

HMIRROR_EN : no description available
bits : 0 - 0 (1 bit)
access : read-write

DE_POL : no description available
bits : 1 - 1 (1 bit)
access : read-write

Enumeration:

#0 : 0

Active high

#1 : 1

Active low

End of enumeration elements list.

HSYNC_POL : no description available
bits : 2 - 2 (1 bit)
access : read-write

Enumeration:

#0 : 0

Active high

#1 : 1

Active low

End of enumeration elements list.

VSYNC_POL : no description available
bits : 3 - 3 (1 bit)
access : read-write

Enumeration:

#0 : 0

Active high

#1 : 1

Active low

End of enumeration elements list.

PCLK_POL : no description available
bits : 4 - 4 (1 bit)
access : read-write

Enumeration:

#0 : 0

Active high

#1 : 1

Active low

End of enumeration elements list.

INP_FORMAT : no description available
bits : 5 - 7 (3 bit)
access : read-write

Enumeration:

#000 : 000

10/8bit ITU stream

#001 : 001

24bit parallel YUV. Normally it is YUV444

#010 : 010

Reserved

#011 : 011

Reserved

#100 : 100

24bit parallel RGB. It is RGB888

#101 : 101

8bit serial RGB. It is RGB888

#110 : 110

18bit parallel RGB. It is RGB666

#111 : 111

16bit parallel RGB. It is RGB565

End of enumeration elements list.

DE_VALID : no description available
bits : 8 - 8 (1 bit)
access : read-write

Enumeration:

#0 : 0

DE is invalid

#1 : 1

DE is valid

End of enumeration elements list.

RGB2YUV_EN : no description available
bits : 9 - 9 (1 bit)
access : read-write

RESERVED : no description available
bits : 10 - 10 (1 bit)
access : read-only

LENDIAN : no description available
bits : 11 - 11 (1 bit)
access : read-write

Enumeration:

#0 : 0

Big endian

#1 : 1

Little endian

End of enumeration elements list.

CS_EN : no description available
bits : 12 - 12 (1 bit)
access : read-write

Enumeration:

#0 : 0

Chroma swap is disabled.

#1 : 1

Chroma swap is enabled.

End of enumeration elements list.

RESERVED : no description available
bits : 13 - 31 (19 bit)
access : read-only


LUMA_COMP

Luminance Coefficients For Red, Green And Blue Matrix
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LUMA_COMP LUMA_COMP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Y_BLUE RESERVED Y_GREEN RESERVED Y_RED

Y_BLUE : no description available
bits : 0 - 9 (10 bit)
access : read-write

RESERVED : no description available
bits : 10 - 10 (1 bit)
access : read-only

Y_GREEN : no description available
bits : 11 - 20 (10 bit)
access : read-write

RESERVED : no description available
bits : 21 - 21 (1 bit)
access : read-only

Y_RED : no description available
bits : 22 - 31 (10 bit)
access : read-write


RGB_Y

Red, Green and Blue Coefficients for Luminance component
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RGB_Y RGB_Y read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 B_Y RESERVED G_Y RESERVED R_Y RESERVED

B_Y : no description available
bits : 0 - 5 (6 bit)
access : read-write

RESERVED : no description available
bits : 6 - 10 (5 bit)
access : read-only

G_Y : no description available
bits : 11 - 19 (9 bit)
access : read-write

RESERVED : no description available
bits : 20 - 21 (2 bit)
access : read-only

R_Y : no description available
bits : 22 - 29 (8 bit)
access : read-write

RESERVED : no description available
bits : 30 - 31 (2 bit)
access : read-only


RGB_U

Red, Green and Blue Coefficients for Chroma U component
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RGB_U RGB_U read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 B_U RESERVED G_U RESERVED R_U RESERVED

B_U : no description available
bits : 0 - 7 (8 bit)
access : read-write

RESERVED : no description available
bits : 8 - 10 (3 bit)
access : read-only

G_U : no description available
bits : 11 - 18 (8 bit)
access : read-write

RESERVED : no description available
bits : 19 - 21 (3 bit)
access : read-only

R_U : no description available
bits : 22 - 28 (7 bit)
access : read-write

RESERVED : no description available
bits : 29 - 31 (3 bit)
access : read-only


RGB_V

Red, Green and Blue Coefficients for Chroma V component
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RGB_V RGB_V read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 B_V RESERVED G_V RESERVED R_V RESERVED

B_V : no description available
bits : 0 - 5 (6 bit)
access : read-write

RESERVED : no description available
bits : 6 - 10 (5 bit)
access : read-only

G_V : no description available
bits : 11 - 18 (8 bit)
access : read-write

RESERVED : no description available
bits : 19 - 21 (3 bit)
access : read-only

R_V : no description available
bits : 22 - 29 (8 bit)
access : read-write

RESERVED : no description available
bits : 30 - 31 (2 bit)
access : read-only


CHROMA_RED

Chroma Coefficients For Red Matrix
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CHROMA_RED CHROMA_RED read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CB_RED RESERVED CR_RED RESERVED

CB_RED : no description available
bits : 0 - 11 (12 bit)
access : read-write

RESERVED : no description available
bits : 12 - 15 (4 bit)
access : read-only

CR_RED : no description available
bits : 16 - 26 (11 bit)
access : read-write

RESERVED : no description available
bits : 27 - 31 (5 bit)
access : read-only


CHROMA_GREEN

Chroma Coefficients For Green Matrix
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CHROMA_GREEN CHROMA_GREEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CB_GREEN RESERVED CR_GREEN RESERVED

CB_GREEN : no description available
bits : 0 - 11 (12 bit)
access : read-write

RESERVED : no description available
bits : 12 - 15 (4 bit)
access : read-only

CR_GREEN : no description available
bits : 16 - 26 (11 bit)
access : read-write

RESERVED : no description available
bits : 27 - 31 (5 bit)
access : read-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.