\n
address_offset : 0x0 Bytes (0x0)
size : 0x1C byte (0x0)
mem_usage : registers
protection : not protected
CMU Control Status Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CME : CLKMN1 monitor enable.
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
CLKMN1 monitor is disabled
#1 : 1
CLKMN1 monitor is enabled
End of enumeration elements list.
RCDIV : CLKMT0_RMN division factor.
bits : 1 - 2 (2 bit)
access : read-write
Enumeration:
#00 : 00
CLKMT0_RMN * 1 (No division)
#01 : 01
CLKMT0_RMN * 2
#10 : 10
CLKMT0_RMN * 4
#11 : 11
CLKMT0_RMN * 8
End of enumeration elements list.
RESERVED : no description available
bits : 3 - 7 (5 bit)
access : read-only
CKSEL1 : Frequency measure clock selection bit.
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
#00 : 00
CLKMT0_RMN is selected
#01 : 01
Reserved
#10 : 10
Reserved
#11 : 11
CLKMT0_RMN is selected
End of enumeration elements list.
RESERVED : no description available
bits : 10 - 22 (13 bit)
access : read-only
SFM : Start frequency measure.
bits : 23 - 23 (1 bit)
access : read-write
Enumeration:
#0 : 0
Frequency measurement is completed or not yet started
#1 : 1
Frequency measurement is not completed
End of enumeration elements list.
RESERVED : no description available
bits : 24 - 31 (8 bit)
access : read-only
CMU Interrupt Status Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OLRI : Oscillator frequency less than f CLKMT0_RMN * 2RCDIVevent status.
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
No OLR event
#1 : 1
OLR event occurred
End of enumeration elements list.
FLLI : CLKMN1 frequency less than low reference event status.
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#0 : 0
No FLL event
#1 : 1
FLL event occurred
End of enumeration elements list.
FHHI : CLKMN1 frequency higher than high reference event status.
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
#0 : 0
No FHH event
#1 : 1
FHH event occurred
End of enumeration elements list.
RESERVED : no description available
bits : 3 - 3 (1 bit)
access : read-only
RESERVED : no description available
bits : 4 - 31 (28 bit)
access : read-only
CMU Measurement Duration Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MD : Measurement duration bits
bits : 0 - 19 (20 bit)
access : read-write
RESERVED : no description available
bits : 20 - 31 (12 bit)
access : read-only
CMU Frequency Display Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FD : Measured frequency bits.
bits : 0 - 19 (20 bit)
access : read-only
RESERVED : no description available
bits : 20 - 31 (12 bit)
access : read-only
CMU High Frequency Reference Register CLKMN1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HFREF : High Frequency reference value.
bits : 0 - 11 (12 bit)
access : read-write
RESERVED : no description available
bits : 12 - 31 (20 bit)
access : read-only
CMU Low Frequency Reference Register CLKMN1
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LFREF : Low Frequency reference value.
bits : 0 - 11 (12 bit)
access : read-write
RESERVED : no description available
bits : 12 - 31 (20 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.