\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected
CFSR
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MFSR : MFSR
bits : 0 - 7 (8 bit)
access : read-write
BFSR : BFSR
bits : 8 - 23 (16 bit)
access : read-write
UFSR : UFSR
bits : 16 - 47 (32 bit)
access : read-write
MFSR
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
alternate_register : Fault_Reports
reset_Mask : 0x0
IACCVIOL : IACCVIOL
bits : 0 - 0 (1 bit)
access : read-write
DACCVIOL : DACCVIOL
bits : 1 - 2 (2 bit)
access : read-write
MUNSTKERR : MUNSTKERR
bits : 3 - 6 (4 bit)
access : read-write
MSTKERR : MSTKERR
bits : 4 - 8 (5 bit)
access : read-write
MMARVALID : MMARVALID
bits : 7 - 14 (8 bit)
access : read-write
BFSR
address_offset : 0x1 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IBUSERR : IBUSERR
bits : 0 - 0 (1 bit)
access : read-write
PRECISERR : PRECISERR
bits : 1 - 2 (2 bit)
access : read-write
IMPRECISERR : IMPRECISERR
bits : 2 - 4 (3 bit)
access : read-write
UNSTKERR : UNSTKERR
bits : 3 - 6 (4 bit)
access : read-write
STKERR : STKERR
bits : 4 - 8 (5 bit)
access : read-write
BFARVALID : BFARVALID
bits : 7 - 14 (8 bit)
access : read-write
BFAR
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDRESS : ADDRESS
bits : 0 - 31 (32 bit)
access : read-write
AFSR
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IMPDEF : IMPDEF
bits : 0 - 31 (32 bit)
access : read-write
UFSR
address_offset : 0x2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
UNDEFINSTR : UNDEFINSTR
bits : 0 - 0 (1 bit)
access : read-write
INVSTATE : INVSTATE
bits : 1 - 2 (2 bit)
access : read-write
INVPC : INVPC
bits : 2 - 4 (3 bit)
access : read-write
NOCP : NOCP
bits : 3 - 6 (4 bit)
access : read-write
UNALIGNED : UNALIGNED
bits : 8 - 16 (9 bit)
access : read-write
DIVBYZERO : DIVBYZERO
bits : 9 - 18 (10 bit)
access : read-write
HFSR
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VECTTBL : VECTTBL
bits : 1 - 2 (2 bit)
access : read-write
FORCED : FORCED
bits : 30 - 60 (31 bit)
access : read-write
DEBUGEVT : DEBUGEVT
bits : 31 - 62 (32 bit)
access : read-write
DFSR
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HALTED : HALTED
bits : 0 - 0 (1 bit)
access : read-write
BKPT : BKPT
bits : 1 - 2 (2 bit)
access : read-write
DWTTRAP : DWTTRAP
bits : 2 - 4 (3 bit)
access : read-write
VCATCH : VCATCH
bits : 3 - 6 (4 bit)
access : read-write
EXTERNAL : EXTERNAL
bits : 4 - 8 (5 bit)
access : read-write
MMFAR
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDRESS : ADDRESS
bits : 0 - 31 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.