\n
address_offset : 0x0 Bytes (0x0)
size : 0x6 byte (0x0)
mem_usage : registers
protection : not protected
desc MDR
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CENB : desc CENB
bits : 0 - -1 (0 bit)
access : read-write
CWDE : desc CWDE
bits : 1 - 0 (0 bit)
access : read-write
CMON : desc CMON
bits : 7 - 6 (0 bit)
access : read-only
desc FIR
address_offset : 0x1 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FCKS : desc FCKS
bits : 0 - 0 (1 bit)
access : read-write
EDGS : desc EDGS
bits : 4 - 4 (1 bit)
access : read-write
CIEN : desc CIEN
bits : 6 - 5 (0 bit)
access : read-write
desc OCR
address_offset : 0x2 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
COEN : desc COEN
bits : 0 - -1 (0 bit)
access : read-write
COPS : desc COPS
bits : 1 - 0 (0 bit)
access : read-write
CPOE : desc CPOE
bits : 2 - 1 (0 bit)
access : read-write
TWOE : desc TWOE
bits : 3 - 2 (0 bit)
access : read-write
TWOL : desc TWOL
bits : 4 - 3 (0 bit)
access : read-write
desc VSR
address_offset : 0x3 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RVSL : desc RVSL
bits : 0 - 1 (2 bit)
access : read-write
CVSL : desc CVSL
bits : 4 - 5 (2 bit)
access : read-write
desc TWR1
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CTWS0 : desc CTWS0
bits : 0 - -1 (0 bit)
access : read-write
CTWS1 : desc CTWS1
bits : 1 - 0 (0 bit)
access : read-write
CTWS2 : desc CTWS2
bits : 2 - 1 (0 bit)
access : read-write
CTWS3 : desc CTWS3
bits : 3 - 2 (0 bit)
access : read-write
CTWS4 : desc CTWS4
bits : 4 - 3 (0 bit)
access : read-write
CTWS5 : desc CTWS5
bits : 5 - 4 (0 bit)
access : read-write
CTWS6 : desc CTWS6
bits : 6 - 5 (0 bit)
access : read-write
CTWS7 : desc CTWS7
bits : 7 - 6 (0 bit)
access : read-write
desc TWR2
address_offset : 0x5 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CTWP0 : desc CTWP0
bits : 0 - -1 (0 bit)
access : read-write
CTWP1 : desc CTWP1
bits : 1 - 0 (0 bit)
access : read-write
CTWP2 : desc CTWP2
bits : 2 - 1 (0 bit)
access : read-write
CTWP3 : desc CTWP3
bits : 3 - 2 (0 bit)
access : read-write
CTWP4 : desc CTWP4
bits : 4 - 3 (0 bit)
access : read-write
CTWP5 : desc CTWP5
bits : 5 - 4 (0 bit)
access : read-write
CTWP6 : desc CTWP6
bits : 6 - 5 (0 bit)
access : read-write
CTWP7 : desc CTWP7
bits : 7 - 6 (0 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.