\n
address_offset : 0x0 Bytes (0x0)
size : 0x80 byte (0x0)
mem_usage : registers
protection : not protected
desc EN
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EN : desc EN
bits : 0 - -1 (0 bit)
access : read-write
desc INTMASK1
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MSKTC : desc MSKTC
bits : 0 - 0 (1 bit)
access : read-write
MSKBTC : desc MSKBTC
bits : 16 - 16 (1 bit)
access : read-write
desc INTCLR0
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
CLRTRNERR : desc CLRTRNERR
bits : 0 - 0 (1 bit)
access : write-only
CLRREQERR : desc CLRREQERR
bits : 16 - 16 (1 bit)
access : write-only
desc INTCLR1
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
CLRTC : desc CLRTC
bits : 0 - 0 (1 bit)
access : write-only
CLRBTC : desc CLRBTC
bits : 16 - 16 (1 bit)
access : write-only
desc CHEN
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CHEN : desc CHEN
bits : 0 - 0 (1 bit)
access : read-write
desc CHSTAT
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DMAACT : desc DMAACT
bits : 0 - -1 (0 bit)
access : read-only
CHACT : desc CHACT
bits : 16 - 16 (1 bit)
access : read-only
desc CHENCLR
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CHENCLR : desc CHENCLR
bits : 0 - 0 (1 bit)
access : read-write
desc INTSTAT0
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TRNERR : desc TRNERR
bits : 0 - 0 (1 bit)
access : read-only
REQERR : desc REQERR
bits : 16 - 16 (1 bit)
access : read-only
desc SAR0
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
desc DAR0
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
desc CH0CTL0
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BLKSIZE : desc BLKSIZE
bits : 0 - 6 (7 bit)
access : read-write
CNT : desc CNT
bits : 8 - 16 (9 bit)
access : read-write
LLP : desc LLP
bits : 18 - 26 (9 bit)
access : read-write
LLPEN : desc LLPEN
bits : 28 - 27 (0 bit)
access : read-write
LLPRUN : desc LLPRUN
bits : 29 - 28 (0 bit)
access : read-write
HSIZE : desc HSIZE
bits : 30 - 30 (1 bit)
access : read-write
desc CH0CTL1
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OFFSET : desc OFFSET
bits : 0 - 14 (15 bit)
access : read-write
RPTNSCNT : desc RPTNSCNT
bits : 16 - 22 (7 bit)
access : read-write
RPTNSEN : desc RPTNSEN
bits : 24 - 23 (0 bit)
access : read-write
RPTNSSEL : desc RPTNSSEL
bits : 25 - 25 (1 bit)
access : read-write
SINC : desc SINC
bits : 28 - 28 (1 bit)
access : read-write
DINC : desc DINC
bits : 30 - 30 (1 bit)
access : read-write
desc INTSTAT1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TC : desc TC
bits : 0 - 0 (1 bit)
access : read-only
BTC : desc BTC
bits : 16 - 16 (1 bit)
access : read-only
desc SAR1
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
desc DAR1
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
desc CH1CTL0
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BLKSIZE : desc BLKSIZE
bits : 0 - 6 (7 bit)
access : read-write
CNT : desc CNT
bits : 8 - 16 (9 bit)
access : read-write
LLP : desc LLP
bits : 18 - 26 (9 bit)
access : read-write
LLPEN : desc LLPEN
bits : 28 - 27 (0 bit)
access : read-write
LLPRUN : desc LLPRUN
bits : 29 - 28 (0 bit)
access : read-write
HSIZE : desc HSIZE
bits : 30 - 30 (1 bit)
access : read-write
desc CH1CTL1
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OFFSET : desc OFFSET
bits : 0 - 14 (15 bit)
access : read-write
RPTNSCNT : desc RPTNSCNT
bits : 16 - 22 (7 bit)
access : read-write
RPTNSEN : desc RPTNSEN
bits : 24 - 23 (0 bit)
access : read-write
RPTNSSEL : desc RPTNSSEL
bits : 25 - 25 (1 bit)
access : read-write
SINC : desc SINC
bits : 28 - 28 (1 bit)
access : read-write
DINC : desc DINC
bits : 30 - 30 (1 bit)
access : read-write
desc INTMASK0
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MSKTRNERR : desc MSKTRNERR
bits : 0 - 0 (1 bit)
access : read-write
MSKREQERR : desc MSKREQERR
bits : 16 - 16 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.