\n

MF

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x50 byte (0x0)
mem_usage : registers
protection : not protected

Registers

TEMPSENSE_CTRL

REF1_STS


TEMPSENSE_CTRL

Temperature Sensor Control Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TEMPSENSE_CTRL TEMPSENSE_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LS_OTWARN_STS LS_OT_STS SYS_OTWARN_STS SYS_OT_STS

LS_OTWARN_STS : Low Side Overtemperature Warning (MU) Status
bits : 4 - 3 (0 bit)
access : read-only

Enumeration:

0b0 : INACTIVE

write clears status

0b1 : ACTIVE

interrupt status set

End of enumeration elements list.

LS_OT_STS : Low Side Overtemperature (MU) Status
bits : 5 - 4 (0 bit)
access : read-only

Enumeration:

0b0 : INACTIVE

write clears status

0b1 : ACTIVE

interrupt status set

End of enumeration elements list.

SYS_OTWARN_STS : System Overtemperature Warning (MU) Status
bits : 6 - 5 (0 bit)
access : read-only

Enumeration:

0b0 : INACTIVE

write clears status

0b1 : ACTIVE

interrupt status set

End of enumeration elements list.

SYS_OT_STS : System Overtemperature (MU) Status
bits : 7 - 6 (0 bit)
access : read-only

Enumeration:

0b0 : INACTIVE

write clears status

0b1 : ACTIVE

interrupt status set

End of enumeration elements list.


REF1_STS

Reference 1 Status Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REF1_STS REF1_STS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REFBG_LOTHWARN_STS REFBG_UPTHWARN_STS

REFBG_LOTHWARN_STS : Status for Undervoltage Threshold Measurement of internal VAREF
bits : 4 - 3 (0 bit)
access : read-only

Enumeration:

0b0 : UPPER_TRIG_RESET

write clears status

0b1 : UPPER_TRIG_SET

trigger status set

End of enumeration elements list.

REFBG_UPTHWARN_STS : Status for Overvoltage Threshold Measurement of internal VAREF
bits : 5 - 4 (0 bit)
access : read-only

Enumeration:

0b0 : UPPER_TRIG_RESET

write clears status

0b1 : UPPER_TRIG_SET

trigger status set

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.