\n

PMU

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected

Registers

WAKE_STATUS

RESET_STS

SLEEP

MON_CNF1

MON_CNF2

GPIO_WAKE_STATUS

LIN_WAKE_EN

HIGHSIDE_CTRL

CNF_RST_TFB

WFS

SUPPLY_STS

CNF_WAKE_FILTER

VDDEXT_CTRL

GPUDATA0to3

GPUDATA4to7

GPUDATA8to11

WAKE_CNF_GPIO1


WAKE_STATUS

Main wake status register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WAKE_STATUS WAKE_STATUS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LIN_WAKE MON GPIO1 CYC_WAKE FAIL MON1_WAKE_STS MON2_WAKE_STS MON3_WAKE_STS MON4_WAKE_STS MON5_WAKE_STS VDDEXT_OT VDDEXT_UV

LIN_WAKE : Wake-up via LIN- Message
bits : 0 - -1 (0 bit)
access : read-only

Enumeration:

0b0 : value1

No Wake-up occurred

0b1 : value2

Wake-up occurred

End of enumeration elements list.

MON : Wake-up via MON which is a logical OR combination of all Wake_STS_MON bits
bits : 1 - 0 (0 bit)
access : read-only

Enumeration:

0b0 : value1

No Wake-up occurred

0b1 : value2

Wake-up occurred

End of enumeration elements list.

GPIO1 : Wake-up via GPIO1 which is a logical OR combination of all Wake_STS_GPIO1 bits
bits : 3 - 2 (0 bit)
access : read-only

Enumeration:

0b0 : value1

No Wake-up occurred

0b1 : value2

Wake-up occurred

End of enumeration elements list.

CYC_WAKE : Wake-up caused by Cyclic Wake
bits : 4 - 3 (0 bit)
access : read-only

Enumeration:

0b0 : value1

No Wake-up occurred

0b1 : value2

Wake-up occurred

End of enumeration elements list.

FAIL : Wake-up after VDDEXT Fail
bits : 5 - 4 (0 bit)
access : read-only

Enumeration:

0b0 : value1

No Wake-up occurred

0b1 : value2

Wake-up occurred

End of enumeration elements list.

MON1_WAKE_STS : Status of MON1
bits : 8 - 7 (0 bit)
access : read-only

Enumeration:

0b0 : No wake-up detected

None

0b1 : wake-up detected

None

End of enumeration elements list.

MON2_WAKE_STS : Status of MON2
bits : 9 - 8 (0 bit)
access : read-only

Enumeration:

0b0 : No wake-up detected

None

0b1 : wake-up detected

None

End of enumeration elements list.

MON3_WAKE_STS : Status of MON3
bits : 10 - 9 (0 bit)
access : read-only

Enumeration:

0b0 : No wake-up detected

None

0b1 : wake-up detected

None

End of enumeration elements list.

MON4_WAKE_STS : Status of MON4
bits : 11 - 10 (0 bit)
access : read-only

Enumeration:

0b0 : No wake-up detected

None

0b1 : wake-up detected

None

End of enumeration elements list.

MON5_WAKE_STS : Status of MON5
bits : 12 - 11 (0 bit)
access : read-only

Enumeration:

0b0 : No wake-up detected

None

0b1 : wake-up detected

None

End of enumeration elements list.

VDDEXT_OT : Wake VDDEXT Overtemperature
bits : 17 - 16 (0 bit)
access : read-only

Enumeration:

0b0 : No wake-up detected

None

0b1 : wake-up detected

None

End of enumeration elements list.

VDDEXT_UV : Wake VDDEXT Undervoltage
bits : 18 - 17 (0 bit)
access : read-only

Enumeration:

0b0 : No wake-up detected

None

0b1 : wake-up detected

None

End of enumeration elements list.


RESET_STS

Reset Status Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RESET_STS RESET_STS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SYS_FAIL PMU_WAKE PMU_SleepEX PMU_LPR PMU_ClkWDT PMU_ExtWDT PMU_PIN PMU_VS_POR PMU_SOFT LOCKUP

SYS_FAIL : Flag which indicates a reset caused by a System Fail reported in the corresponding Fail Register
bits : 0 - -1 (0 bit)
access : read-write

Enumeration:

0b0 : value1

No reset caused by System Fail executed

0b1 : value2

Reset caused by System Fail executed

End of enumeration elements list.

PMU_WAKE : Flag which indicates a reset caused by Stop-Exit
bits : 1 - 0 (0 bit)
access : read-write

Enumeration:

0b0 : value1

No reset caused by Stop-Exit executed

0b1 : value2

Reset caused by Stop-Exit executed

End of enumeration elements list.

PMU_SleepEX : Flag which indicates a reset caused by Sleep-Exit
bits : 2 - 1 (0 bit)
access : read-write

Enumeration:

0b0 : value1

No reset caused by Sleep-Exit executed

0b1 : value2

Reset caused by Sleep-Exit executed

End of enumeration elements list.

PMU_LPR : Low Priority Resets
bits : 3 - 2 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Low Priority-Reset executed

0b1 : value2

Low Priority executed

End of enumeration elements list.

PMU_ClkWDT : Clock Watchdog (CLKWDT) Reset Flag
bits : 4 - 3 (0 bit)
access : read-write

Enumeration:

0b0 : value1

No Clock Watchdog reset executed

0b1 : value2

Clock Watchdog reset executed

End of enumeration elements list.

PMU_ExtWDT : External Watchdog (WDT1) Reset Flag
bits : 5 - 4 (0 bit)
access : read-write

Enumeration:

0b0 : value1

No External Watchdog reset executed

0b1 : value2

External Watchdog reset executed

End of enumeration elements list.

PMU_PIN : PIN-Reset Flag
bits : 6 - 5 (0 bit)
access : read-write

Enumeration:

0b0 : value1

No PIN-Reset executed

0b1 : value2

PIN-Reset executed

End of enumeration elements list.

PMU_VS_POR : Power-On Reset Flag
bits : 7 - 6 (0 bit)
access : read-write

Enumeration:

0b0 : value1

No Power-On reset executed

0b1 : value2

Power-On reset executed

End of enumeration elements list.

PMU_SOFT : Soft-Reset Flag
bits : 9 - 8 (0 bit)
access : read-write

Enumeration:

0b0 : value1

No Soft-Reset executed

0b1 : value2

Soft-Reset executed

End of enumeration elements list.

LOCKUP : Lockup-Reset Flag
bits : 10 - 9 (0 bit)
access : read-write

Enumeration:

0b0 : value1

No Lockup-Reset executed

0b1 : value2

Lockup-Reset executed

End of enumeration elements list.


SLEEP

PMU Sleep Behavior Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SLEEP SLEEP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WAKE_W_RST EN_0V9_N CYC_WAKE_EN CYC_SENSE_EN RFU CYC_SENSE_M03 CYC_SENSE_E01 CYC_WAKE_M03 CYC_WAKE_E01 CYC_SENSE_S_DEL

WAKE_W_RST : Wake-up with reset execution
bits : 0 - -1 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Stop-Exit without reset execution

0b1 : value2

Stop-Exit with reset execution

End of enumeration elements list.

EN_0V9_N : Enables the reduction of the VDDC regulator output to reduced voltage during Stop-Mode
bits : 1 - 0 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Output voltage reduction enabled

0b1 : value2

Output voltage reduction disabled

End of enumeration elements list.

CYC_WAKE_EN : Enabling Cyclic Wake
bits : 2 - 1 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Cyclic Wake disabled

0b1 : value2

Cyclic Wake enabled

End of enumeration elements list.

CYC_SENSE_EN : Enabling Cyclic Sense
bits : 3 - 2 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Cyclic Sense disabled

0b1 : value2

Cyclic Sense enabled

End of enumeration elements list.

RFU : Reserved for Future Use
bits : 4 - 3 (0 bit)
access : read-write

Enumeration:

0b0 : value1

writing a zero has no effect

0b1 : value2

writing a one has no effect

End of enumeration elements list.

CYC_SENSE_M03 : Mantissa
bits : 8 - 10 (3 bit)
access : read-write

Enumeration:

0b0000 : value1

Mantissa value is 1

0b1111 : value2

Mantissa value is 16

End of enumeration elements list.

CYC_SENSE_E01 : Exponent
bits : 12 - 12 (1 bit)
access : read-write

Enumeration:

0b00 : value1

Exponent value is 0

0b01 : value2

Exponent value is 1

0b10 : value3

Exponent value is 2

0b11 : value4

Exponent value is 3

End of enumeration elements list.

CYC_WAKE_M03 : Mantissa
bits : 16 - 18 (3 bit)
access : read-write

Enumeration:

0b0000 : value1

Mantissa value is 1

0b1111 : value2

Mantissa value is 16

End of enumeration elements list.

CYC_WAKE_E01 : Exponent
bits : 20 - 20 (1 bit)
access : read-write

Enumeration:

0b00 : value1

Exponent value is 0

0b01 : value2

Exponent value is 1

0b10 : value3

Exponent value is 2

0b11 : value4

Exponent value is 3

End of enumeration elements list.

CYC_SENSE_S_DEL : Sample Delay in Cyclic Sense Mode
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

0b000 : value1

is 10 us

0b001 : value2

is 20 us

0b010 : value3

is 30 us

0b011 : value4

is 40 us

0b100 : value5

is 60 us

0b101 : value6

is 80 us

0b110 : value7

is 100 us

0b111 : value8

is 150 us

End of enumeration elements list.


MON_CNF1

Settings Monitor 1-4
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MON_CNF1 MON_CNF1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MON1_EN MON1_FALL MON1_RISE MON1_CYC MON1_PD MON1_PU MON1_STS MON2_EN MON2_FALL MON2_RISE MON2_CYC MON2_PD MON2_PU MON2_STS MON3_EN MON3_FALL MON3_RISE MON3_CYC MON3_PD MON3_PU MON3_STS MON4_EN MON4_FALL MON4_RISE MON4_CYC MON4_PD MON4_PU MON4_STS

MON1_EN : MON1 Enable
bits : 0 - -1 (0 bit)
access : read-write

Enumeration:

0b0 : value1

MON1 disabled

0b1 : value2

MON1 enabled

End of enumeration elements list.

MON1_FALL : MON1 Wake-up on Falling Edge Enable
bits : 1 - 0 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Wake-up disabled

0b1 : value2

Wake-up enabled

End of enumeration elements list.

MON1_RISE : MON1 Wake-up on Rising Edge Enable
bits : 2 - 1 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Wake-up disabled

0b1 : value2

Wake-up enabled

End of enumeration elements list.

MON1_CYC : MON1 for Cycle Sense Enable
bits : 3 - 2 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Cycle Sense disabled

0b1 : value2

Cycle Sense enabled

End of enumeration elements list.

MON1_PD : Pull-Down Current Source for MON1 Input Enable
bits : 4 - 3 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Pull-down source disabled

0b1 : value2

Pull-down source enabled

End of enumeration elements list.

MON1_PU : Pull-Up Current Source for MON1 Input Enable
bits : 5 - 4 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Pull-up source disabled

0b1 : value2

Pull-up source enabled

End of enumeration elements list.

MON1_STS : MON1 Status Input
bits : 7 - 6 (0 bit)
access : read-only

Enumeration:

0b0 : value1

MON input has low status

0b1 : value2

MON input has high status

End of enumeration elements list.

MON2_EN : MON2 Enable
bits : 8 - 7 (0 bit)
access : read-write

Enumeration:

0b0 : value1

MON2 disabled

0b1 : value2

MON2 enabled

End of enumeration elements list.

MON2_FALL : MON2 Wake-up on Falling Edge Enable
bits : 9 - 8 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Wake-up disabled

0b1 : value2

Wake-up enabled

End of enumeration elements list.

MON2_RISE : MON2 Wake-up on Rising Edge Enable
bits : 10 - 9 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Wake-up disabled

0b1 : value2

Wake-up enabled

End of enumeration elements list.

MON2_CYC : MON2 for Cycle Sense Enable
bits : 11 - 10 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Cycle Sense disabled

0b1 : value2

Cycle Sense enabled

End of enumeration elements list.

MON2_PD : Pull-Down Current Source for MON2 Input Enable
bits : 12 - 11 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Pull-down source disabled

0b1 : value2

Pull-down source enabled

End of enumeration elements list.

MON2_PU : Pull-Up Current Source for MON2 Input Enable
bits : 13 - 12 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Pull-up source disabled

0b1 : value2

Pull-up source enabled

End of enumeration elements list.

MON2_STS : MON2 Status Input
bits : 15 - 14 (0 bit)
access : read-only

Enumeration:

0b0 : value1

MON input has low status

0b1 : value2

MON input has high status

End of enumeration elements list.

MON3_EN : MON3 Enable
bits : 16 - 15 (0 bit)
access : read-write

Enumeration:

0b0 : value1

MON3 disabled

0b1 : value2

MON3 enabled

End of enumeration elements list.

MON3_FALL : MON3 Wake-up on Falling Edge Enable
bits : 17 - 16 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Wake-up disabled

0b1 : value2

Wake-up enabled

End of enumeration elements list.

MON3_RISE : MON3 Wake-up on Rising Edge Enable
bits : 18 - 17 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Wake-up disabled

0b1 : value2

Wake-up enabled

End of enumeration elements list.

MON3_CYC : MON3 for Cycle Sense Enable
bits : 19 - 18 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Cycle Sense disabled

0b1 : value2

Cycle Sense enabled

End of enumeration elements list.

MON3_PD : Pull-Down Current Source for MON3 Input Enable
bits : 20 - 19 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Pull-down source disabled

0b1 : value2

Pull-down source enabled

End of enumeration elements list.

MON3_PU : Pull-Up Current Source for MON3 Input Enable
bits : 21 - 20 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Pull-up source disabled

0b1 : value2

Pull-up source enabled

End of enumeration elements list.

MON3_STS : MON3 Status Input
bits : 23 - 22 (0 bit)
access : read-only

Enumeration:

0b0 : value1

MON input has low status

0b1 : value2

MON input has high status

End of enumeration elements list.

MON4_EN : MON4 Enable
bits : 24 - 23 (0 bit)
access : read-write

Enumeration:

0b0 : value1

MON4 disabled

0b1 : value2

MON4 enabled

End of enumeration elements list.

MON4_FALL : MON4 Wake-up on Falling Edge Enable
bits : 25 - 24 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Wake-up disabled

0b1 : value2

Wake-up enabled

End of enumeration elements list.

MON4_RISE : MON4 Wake-up on Rising Edge Enable
bits : 26 - 25 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Wake-up disabled

0b1 : value2

Wake-up enabled

End of enumeration elements list.

MON4_CYC : MON4 for Cycle Sense Enable
bits : 27 - 26 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Cycle Sense disabled

0b1 : value2

Cycle Sense enabled

End of enumeration elements list.

MON4_PD : Pull-Down Current Source for MON4 Input Enable
bits : 28 - 27 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Pull-down source disabled

0b1 : value2

Pull-down source enabled

End of enumeration elements list.

MON4_PU : Pull-Up Current Source for MON4 Input Enable
bits : 29 - 28 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Pull-up source disabled

0b1 : value2

Pull-up source enabled

End of enumeration elements list.

MON4_STS : MON4 Status Input
bits : 31 - 30 (0 bit)
access : read-only

Enumeration:

0b0 : value1

MON input has low status

0b1 : value2

MON input has high status

End of enumeration elements list.


MON_CNF2

Settings Monitor 5
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MON_CNF2 MON_CNF2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MON5_EN MON5_FALL MON5_RISE MON5_CYC MON5_PD MON5_PU MON5_STS

MON5_EN : MON5 Enable
bits : 0 - -1 (0 bit)
access : read-write

Enumeration:

0b0 : value1

MON5 disabled

0b1 : value2

MON5 enabled

End of enumeration elements list.

MON5_FALL : MON5 Wake-up on Falling Edge Enable
bits : 1 - 0 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Wake-up disabled

0b1 : value2

Wake-up enabled

End of enumeration elements list.

MON5_RISE : MON5 Wake-up on Rising Edge Enable
bits : 2 - 1 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Wake-up disabled

0b1 : value2

Wake-up enabled

End of enumeration elements list.

MON5_CYC : MON5 for Cycle Sense Enable
bits : 3 - 2 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Cycle Sense disabled

0b1 : value2

Cycle Sense enabled

End of enumeration elements list.

MON5_PD : Pull-Down Current Source for MON5 Input Enable
bits : 4 - 3 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Pull-down source disabled

0b1 : value2

Pull-down source enabled

End of enumeration elements list.

MON5_PU : Pull-Up Current Source for MON5 Input Enable
bits : 5 - 4 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Pull-up source disabled

0b1 : value2

Pull-up source enabled

End of enumeration elements list.

MON5_STS : MON5 Status Input
bits : 7 - 6 (0 bit)
access : read-only

Enumeration:

0b0 : value1

MON input has low status

0b1 : value2

MON input has high status

End of enumeration elements list.


GPIO_WAKE_STATUS

GPIO Port wake status register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIO_WAKE_STATUS GPIO_WAKE_STATUS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO1_STS_0 GPIO1_STS_1 GPIO1_STS_2 GPIO1_STS_4

GPIO1_STS_0 : Wake GPIO1_0
bits : 8 - 7 (0 bit)
access : read-only

Enumeration:

0b0 : No wake-up detected

None

0b1 : wake-up detected

None

End of enumeration elements list.

GPIO1_STS_1 : Wake GPIO1_1
bits : 9 - 8 (0 bit)
access : read-only

Enumeration:

0b0 : No wake-up detected

None

0b1 : wake-up detected

None

End of enumeration elements list.

GPIO1_STS_2 : Wake GPIO1_2
bits : 10 - 9 (0 bit)
access : read-only

Enumeration:

0b0 : No wake-up detected

None

0b1 : wake-up detected

None

End of enumeration elements list.

GPIO1_STS_4 : Wake GPIO1_4
bits : 12 - 11 (0 bit)
access : read-only

Enumeration:

0b0 : No wake-up detected

None

0b1 : wake-up detected

None

End of enumeration elements list.


LIN_WAKE_EN

LIN Wake Enable
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LIN_WAKE_EN LIN_WAKE_EN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LIN_EN

LIN_EN : Lin Wake enable
bits : 7 - 6 (0 bit)
access : read-write

Enumeration:

0b0 : Disable

None

0b1 : Enable

None

End of enumeration elements list.


HIGHSIDE_CTRL

High-side Control Register
address_offset : 0x5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

HIGHSIDE_CTRL HIGHSIDE_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HS1_CYC_EN HS2_CYC_EN

HS1_CYC_EN : High-side 1 switch enable for cyclic sense
bits : 2 - 1 (0 bit)
access : read-write

Enumeration:

0b0 : Disable

None

0b1 : Enable

None

End of enumeration elements list.

HS2_CYC_EN : High-side 2 switch enable for cyclic sense
bits : 10 - 9 (0 bit)
access : read-write

Enumeration:

0b0 : Disable

None

0b1 : Enable

None

End of enumeration elements list.


CNF_RST_TFB

Reset Blind Time Register
address_offset : 0x6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CNF_RST_TFB CNF_RST_TFB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RST_TFB

RST_TFB : Reset Pin Blind Time Selection Bits
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0b00 : RST_TFB_0

0.5 us typ.

0b01 : RST_TFB_1

1 us typ.

0b10 : RST_TFB_2

5 us typ.

0b11 : RST_TFB_3

31 us typ.

End of enumeration elements list.


WFS

WFS System Fail Register
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WFS WFS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SUPP_SHORT SUPP_TMOUT PMU_1V5_OVL PMU_5V_OVL SYS_CLK_WDT SYS_OT WDT1_SEQ_FAIL LP_CLKWD

SUPP_SHORT : Supply Short
bits : 0 - -1 (0 bit)
access : read-only

Enumeration:

0b0 : Main Supply ok

VDDP or VDDC are in expected range

0b1 : Main Supply short

VDDP or VDDC do not have stable operating point

End of enumeration elements list.

SUPP_TMOUT : Supply Time Out
bits : 1 - 0 (0 bit)
access : read-only

Enumeration:

0b0 : Main Supply ok

VDDP or VDDC are in expected range

0b1 : Main Supply fail

VDDP or VDDC do not have stable operating point

End of enumeration elements list.

PMU_1V5_OVL : VDDC Overload Flag
bits : 2 - 1 (0 bit)
access : read-only

Enumeration:

0b0 : No Overload

VDDC ok

0b1 : Overload

Hall VDDC Overload

End of enumeration elements list.

PMU_5V_OVL : VDDP Overload Flag
bits : 3 - 2 (0 bit)
access : read-only

Enumeration:

0b0 : No Overload

VDDP ok

0b1 : Overload

VDDP Overload

End of enumeration elements list.

SYS_CLK_WDT : System Clock (fsys)Watchdog Fail
bits : 4 - 3 (0 bit)
access : read-only

Enumeration:

0b0 : No System Clock Fail

fsys ok

0b1 : System Clock Fail

fsys failed

End of enumeration elements list.

SYS_OT : System Overtemperature Indication Flag
bits : 5 - 4 (0 bit)
access : read-only

Enumeration:

0b0 : No Overtemperature

System ok

0b1 : Overtemperature

System Overtemperature

End of enumeration elements list.

WDT1_SEQ_FAIL : External Watchdog (WDT1) Sequential Fail
bits : 6 - 5 (0 bit)
access : read-only

Enumeration:

0b0 : No Fail

System working properly

0b1 : Sequential Watchdog Fail

5 consecutive watchdog fails

End of enumeration elements list.

LP_CLKWD : LP_CLKWD
bits : 7 - 6 (0 bit)
access : read-only

Enumeration:

0b0 : ok

None

0b1 : fail

None

End of enumeration elements list.


SUPPLY_STS

Voltage Reg Status Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SUPPLY_STS SUPPLY_STS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PMU_1V5_OVERVOLT PMU_1V5_OVERLOAD PMU_1V5_FAIL_EN PMU_5V_OVERVOLT PMU_5V_OVERLOAD PMU_5V_FAIL_EN

PMU_1V5_OVERVOLT : Overvoltage at VDDC regulator
bits : 0 - -1 (0 bit)
access : read-only

Enumeration:

0b0 : value1

No overvoltage

0b1 : value2

Overvoltage

End of enumeration elements list.

PMU_1V5_OVERLOAD : Overload at VDDC regulator
bits : 1 - 0 (0 bit)
access : read-only

Enumeration:

0b0 : value1

No overload

0b1 : value2

Overload

End of enumeration elements list.

PMU_1V5_FAIL_EN : Enabling of VDDC status information as interrupt source
bits : 2 - 1 (0 bit)
access : read-write

Enumeration:

0b0 : value1

No interrupts are generated

0b1 : value2

Interrupts are generated

End of enumeration elements list.

PMU_5V_OVERVOLT : Overvoltage at VDDP regulator
bits : 4 - 3 (0 bit)
access : read-only

Enumeration:

0b0 : value1

No overvoltage

0b1 : value2

Overvoltage

End of enumeration elements list.

PMU_5V_OVERLOAD : Overload at VDDP regulator
bits : 5 - 4 (0 bit)
access : read-only

Enumeration:

0b0 : value1

No overload

0b1 : value2

Overload

End of enumeration elements list.

PMU_5V_FAIL_EN : Enabling of VDDP status information as interrupt source
bits : 6 - 5 (0 bit)
access : read-write

Enumeration:

0b0 : value1

No interrupts are generated

0b1 : value2

Interrupts are generated

End of enumeration elements list.


CNF_WAKE_FILTER

PMU Wake-up Timing Register
address_offset : 0xAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CNF_WAKE_FILTER CNF_WAKE_FILTER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CNF_LIN_FT CNF_MON_FT CNF_GPIO_FT

CNF_LIN_FT : Wake-up Filter time for LIN WAKE
bits : 0 - -1 (0 bit)
access : read-write

Enumeration:

0b0 : 30_us

30 us filter time

0b1 : 50_us

50 us filter time

End of enumeration elements list.

CNF_MON_FT : Wake-up Filter time for Monitoring Inputs
bits : 1 - 0 (0 bit)
access : read-write

Enumeration:

0b0 : 20_us

20 us filter time

0b1 : 40_us

40 us filter time

End of enumeration elements list.

CNF_GPIO_FT : Wake-up Filter time for General Purpose IO
bits : 2 - 2 (1 bit)
access : read-write

Enumeration:

0b00 : 10_us

10 us filter time

0b01 : 20_us

20 us filter time

0b10 : 40_us

40 us filter time

0b11 : 5_us

5 us filter time

End of enumeration elements list.


VDDEXT_CTRL

VDDEXT Control
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

VDDEXT_CTRL VDDEXT_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VDDEXT_ENABLE VDDEXT_CYC_EN VDDEXT_FAIL_EN VDDEXT_OT_IS VDDEXT_UV_IS VDDEXT_OT_STS VDDEXT_OT VDDEXT_STABLE VDDEXT_OT_ISC VDDEXT_UV_ISC VDDEXT_OT_SC

VDDEXT_ENABLE : VDDEXT Supply Enable
bits : 0 - -1 (0 bit)
access : read-write

Enumeration:

0b0 : value1

VDDEXT Supply disabled

0b1 : value2

VDDEXT supply enabled

End of enumeration elements list.

VDDEXT_CYC_EN : VDDEXT Supply for Cyclic Sense Enable
bits : 1 - 0 (0 bit)
access : read-write

Enumeration:

0b0 : value1

VDDEXT for cyclic sense disable

0b1 : value2

VDDEXT for cyclic sense enable

End of enumeration elements list.

VDDEXT_FAIL_EN : Enabling of VDDEXT Supply status information as interrupt source
bits : 2 - 1 (0 bit)
access : read-write

Enumeration:

0b0 : value1

VDDEXT fail interrupts are disabled

0b1 : value2

VDDEXT fail Interrupts are enabled

End of enumeration elements list.

VDDEXT_OT_IS : VDDEXT Supply Overtemperature Interrupt Status
bits : 3 - 2 (0 bit)
access : read-only

Enumeration:

0b0 : value1

VDDEXT no overtemperature condition

0b1 : value2

VDDEXT overtemperature condition

End of enumeration elements list.

VDDEXT_UV_IS : VDDEXT Supply Undervoltage Interrupt Status
bits : 4 - 3 (0 bit)
access : read-only

Enumeration:

0b0 : value1

VDDEXT not in undervoltage condition

0b1 : value2

VDDEXT in undervoltage condition

End of enumeration elements list.

VDDEXT_OT_STS : VDDEXT Supply Overtemperature Status
bits : 5 - 4 (0 bit)
access : read-only

Enumeration:

0b0 : value1

VDDEXT not in overtemperature condition

0b1 : value2

VDDEXT in overtemperature condition

End of enumeration elements list.

VDDEXT_OT : VDDEXT Supply Overtemperature
bits : 6 - 5 (0 bit)
access : read-only

Enumeration:

0b0 : value1

VDDEXT not in overtemperature condition

0b1 : value2

VDDEXT in overtemperature condition

End of enumeration elements list.

VDDEXT_STABLE : VDDEXT Supply Stable
bits : 7 - 6 (0 bit)
access : read-only

Enumeration:

0b0 : value1

VDDEXT not in stable condition

0b1 : value2

VDDEXT in stable condition

End of enumeration elements list.

VDDEXT_OT_ISC : VDDEXT Supply Overtemperature Interrupt Status clear
bits : 11 - 10 (0 bit)
access : write-only

Enumeration:

0b1 : value1

VDDEXT Overtemperature cleared

0b0 : value2

VDDEXT Overtemperature not cleared

End of enumeration elements list.

VDDEXT_UV_ISC : VDDEXT Supply Undervoltage Interrupt Status clear
bits : 12 - 11 (0 bit)
access : write-only

Enumeration:

0b1 : value1

VDDEXT Undervoltage cleared

0b0 : value2

VDDEXT Undervoltage not cleared

End of enumeration elements list.

VDDEXT_OT_SC : VDDEXT Supply Overtemperature Status clear
bits : 13 - 12 (0 bit)
access : write-only

Enumeration:

0b1 : value1

VDDEXT Overtemperature status cleared

0b0 : value2

VDDEXT Overtemperature status not cleared

End of enumeration elements list.


GPUDATA0to3

General Purpose User DATA0to3
address_offset : 0xC0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPUDATA0to3 GPUDATA0to3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA0 DATA1 DATA2 DATA3

DATA0 : DATA0 Storage Byte
bits : 0 - 6 (7 bit)
access : read-write

DATA1 : DATA1 Storage Byte
bits : 8 - 14 (7 bit)
access : read-write

DATA2 : DATA2 Storage Byte
bits : 16 - 22 (7 bit)
access : read-write

DATA3 : DATA3 Storage Byte
bits : 24 - 30 (7 bit)
access : read-write


GPUDATA4to7

General Purpose User DATA4to7
address_offset : 0xC4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPUDATA4to7 GPUDATA4to7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA4 DATA5 DATA6 DATA7

DATA4 : DATA4 Storage Byte
bits : 0 - 6 (7 bit)
access : read-write

DATA5 : DATA5 Storage Byte
bits : 8 - 14 (7 bit)
access : read-write

DATA6 : DATA6 Storage Byte
bits : 16 - 22 (7 bit)
access : read-write

DATA7 : DATA7 Storage Byte
bits : 24 - 30 (7 bit)
access : read-write


GPUDATA8to11

General Purpose User DATA8to11
address_offset : 0xC8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPUDATA8to11 GPUDATA8to11 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA8 DATA9 DATA10 DATA11

DATA8 : DATA8 Storage Byte
bits : 0 - 6 (7 bit)
access : read-write

DATA9 : DATA9 Storage Byte
bits : 8 - 14 (7 bit)
access : read-write

DATA10 : DATA10 Storage Byte
bits : 16 - 22 (7 bit)
access : read-write

DATA11 : DATA11 Storage Byte
bits : 24 - 30 (7 bit)
access : read-write


WAKE_CNF_GPIO1

Wake Configuration GPIO Port 1 Register
address_offset : 0xCC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WAKE_CNF_GPIO1 WAKE_CNF_GPIO1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RI_0 RI_1 RI_2 RI_4 FA_0 FA_1 FA_2 FA_4 CYC_0 CYC_1 CYC_2 CYC_4

RI_0 : Port 1_0 Wake-up on Rising Edge enable
bits : 0 - -1 (0 bit)
access : read-write

Enumeration:

0b1 : ENABLE

wake-up enabled

0b0 : DISABLE

wake-up disabled

End of enumeration elements list.

RI_1 : Port 1_1 Wake-up on Rising Edge enable
bits : 1 - 0 (0 bit)
access : read-write

Enumeration:

0b1 : ENABLE

wake-up enabled

0b0 : DISABLE

wake-up disabled

End of enumeration elements list.

RI_2 : Port 1_2 Wake-up on Rising Edge enable
bits : 2 - 1 (0 bit)
access : read-write

Enumeration:

0b1 : ENABLE

wake-up enabled

0b0 : DISABLE

wake-up disabled

End of enumeration elements list.

RI_4 : Port 1_4 Wake-up on Rising Edge enable
bits : 4 - 3 (0 bit)
access : read-write

Enumeration:

0b1 : ENABLE

wake-up enabled

0b0 : DISABLE

wake-up disabled

End of enumeration elements list.

FA_0 : Port 1_0 Wake-up on Falling Edge enable
bits : 8 - 7 (0 bit)
access : read-write

Enumeration:

0b1 : ENABLE

wake-up enabled

0b0 : DISABLE

wake-up disabled

End of enumeration elements list.

FA_1 : Port 1_1 Wake-up on Falling Edge enable
bits : 9 - 8 (0 bit)
access : read-write

Enumeration:

0b1 : ENABLE

wake-up enabled

0b0 : DISABLE

wake-up disabled

End of enumeration elements list.

FA_2 : Port 1_2 Wake-up on Falling Edge enable
bits : 10 - 9 (0 bit)
access : read-write

Enumeration:

0b1 : ENABLE

wake-up enabled

0b0 : DISABLE

wake-up disabled

End of enumeration elements list.

FA_4 : Port 1_4 Wake-up on Falling Edge enable
bits : 12 - 11 (0 bit)
access : read-write

Enumeration:

0b1 : ENABLE

wake-up enabled

0b0 : DISABLE

wake-up disabled

End of enumeration elements list.

CYC_0 : GPIO1_0 input for cycle sense enable
bits : 16 - 15 (0 bit)
access : read-write

Enumeration:

0b1 : ENABLE

input for cycle sense enabled

0b0 : DISABLE

input for cycle sense disabled

End of enumeration elements list.

CYC_1 : GPIO1_1 input for cycle sense enable
bits : 17 - 16 (0 bit)
access : read-write

Enumeration:

0b1 : ENABLE

input for cycle sense enabled

0b0 : DISABLE

input for cycle sense disabled

End of enumeration elements list.

CYC_2 : GPIO1_2 input for cycle sense enable
bits : 18 - 17 (0 bit)
access : read-write

Enumeration:

0b1 : ENABLE

input for cycle sense enabled

0b0 : DISABLE

input for cycle sense disabled

End of enumeration elements list.

CYC_4 : GPIO1_4 input for cycle sense enable
bits : 20 - 19 (0 bit)
access : read-write

Enumeration:

0b1 : ENABLE

input for cycle sense enabled

0b0 : DISABLE

input for cycle sense disabled

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.