\n

ECAT

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected

Registers

SM_P_START_ADR

SM_LEN

SM_CONTROL

SM_STATUS

SM_ACT

SM_PDI_CTR


SM_P_START_ADR

Physical Start Address SyncManager 0
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SM_P_START_ADR SM_P_START_ADR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FIRST_BYTE

FIRST_BYTE : Specifies first byte that will be handled by SyncManager
bits : 0 - 14 (15 bit)
access : read-only


SM_LEN

Length SyncManager 0
address_offset : 0x2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SM_LEN SM_LEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NO_BYTES

NO_BYTES : Number of bytes assigned to SyncManager
bits : 0 - 14 (15 bit)
access : read-only


SM_CONTROL

Control Register SyncManager 0
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SM_CONTROL SM_CONTROL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 OP_MODE DIR INT_ECAT INT_PDI WD_TRG

OP_MODE : Operation Mode
bits : 0 - 0 (1 bit)
access : read-only

Enumeration:

0b00 : value1

Buffered (3 buffer mode)

0b10 : value3

Mailbox (Single buffer mode)

End of enumeration elements list.

DIR : Direction
bits : 2 - 2 (1 bit)
access : read-only

Enumeration:

0b00 : value1

Read: ECAT read access, PDI write access

0b01 : value2

Write: ECAT write access, PDI read access

End of enumeration elements list.

INT_ECAT : Interrupt in ECAT Event Request Register
bits : 4 - 3 (0 bit)
access : read-only

Enumeration:

0b0 : value1

Disabled

0b1 : value2

Enabled

End of enumeration elements list.

INT_PDI : Interrupt in PDI Event Request Register
bits : 5 - 4 (0 bit)
access : read-only

Enumeration:

0b0 : value1

Disabled

0b1 : value2

Enabled

End of enumeration elements list.

WD_TRG : Watchdog Trigger Enable
bits : 6 - 5 (0 bit)
access : read-only

Enumeration:

0b0 : value1

Disabled

0b1 : value2

Enabled

End of enumeration elements list.


SM_STATUS

Status Register SyncManager 0
address_offset : 0x5 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SM_STATUS SM_STATUS read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INT_W INT_R MB_STATUS BUF_STATUS R_BUF_IU W_BUF_IU

INT_W : Interrupt Write
bits : 0 - -1 (0 bit)
access : read-only

Enumeration:

0b0 : value1

Interrupt cleared after first byte of buffer was read

0b1 : value2

Interrupt after buffer was completely and successfully written

End of enumeration elements list.

INT_R : Interrupt Read
bits : 1 - 0 (0 bit)
access : read-only

Enumeration:

0b0 : value1

Interrupt cleared after first byte of buffer was written

0b1 : value2

Interrupt after buffer was completely and successful read

End of enumeration elements list.

MB_STATUS : Mailbox mode: mailbox status
bits : 3 - 2 (0 bit)
access : read-only

Enumeration:

0b0 : value1

Mailbox empty

0b1 : value2

Mailbox full

End of enumeration elements list.

BUF_STATUS : Buffered mode: buffer status (last written buffer)
bits : 4 - 4 (1 bit)
access : read-only

Enumeration:

0b00 : value1

1. buffer

0b01 : value2

2. buffer

0b10 : value3

3. buffer

0b11 : value4

(no buffer written)

End of enumeration elements list.

R_BUF_IU : Read buffer in use (opened)
bits : 6 - 5 (0 bit)
access : read-only

Enumeration:

0b0 : value1

buffer not in use

0b1 : value2

buffer in use

End of enumeration elements list.

W_BUF_IU : Write buffer in use (opened)
bits : 7 - 6 (0 bit)
access : read-only

Enumeration:

0b0 : value1

buffer not in use

0b1 : value2

buffer in use

End of enumeration elements list.


SM_ACT

Activate SyncManager 0
address_offset : 0x6 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SM_ACT SM_ACT read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 SM_EN REP_REQ LE_ECAT LE_PDI

SM_EN : SyncManager Enable/Disable
bits : 0 - -1 (0 bit)
access : read-only

Enumeration:

0b0 : value1

Disable: Access to Memory without SyncManager control

0b1 : value2

Enable: SyncManager is active and controls Memory area set in configuration

End of enumeration elements list.

REP_REQ : Repeat Request
bits : 1 - 0 (0 bit)
access : read-only

LE_ECAT : LatchEvent ECAT
bits : 6 - 5 (0 bit)
access : read-only

Enumeration:

0b0 : value1

No

0b1 : value2

Generate Latch event if EtherCAT master issues a buffer exchange

End of enumeration elements list.

LE_PDI : LatchEvent PDI
bits : 7 - 6 (0 bit)
access : read-only

Enumeration:

0b0 : value1

No

0b1 : value2

Generate Latch events if PDI issues a buffer exchange or if PDI accesses buffer start address

End of enumeration elements list.


SM_PDI_CTR

PDI Control SyncManager 0
address_offset : 0x7 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SM_PDI_CTR SM_PDI_CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DEACT REP_ACK

DEACT : Deactivate SyncManager
bits : 0 - -1 (0 bit)
access : read-write

Enumeration:

0b0 : value1

Read 0 for Normal operation, SyncManager activated, write 0 for Activate SyncManager

0b1 : value2

Read 1 for SyncManager deactivated and reset SyncManager locks access to Memory area, write 1 for Request SyncManager deactivation

End of enumeration elements list.

REP_ACK : Repeat Ack
bits : 1 - 0 (0 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.