\n

Real-Time Clock

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x30 byte (0x0)
mem_usage : registers
protection : not protected

Registers

CTRL

FLAGS

SNZ_VALUE

INTEN

PRESCALE

PRESCALE_MASK

TRIM_CTRL

TRIM_VALUE

TIMER

COMP0

COMP1


CTRL

RTC Timer Control
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTRL CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 enable clear pending use_async_flags aggressive_rst en_active osc_goto_low_active osc_frce_sm_en_active osc_frce_st_active set_active clr_active rollover_clr_active prescale_cmpr0_active prescale_update_active cmpr1_clr_active cmpr0_clr_active

enable : RTC Timer Enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

clear : RTC Timer Clear Bit
bits : 1 - 2 (2 bit)
access : write-only

Enumeration:

End of enumeration elements list.

pending : RTC Transaction Pending
bits : 2 - 4 (3 bit)
access : read-only

Enumeration:

End of enumeration elements list.

use_async_flags : Use Async RTC Flags
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

End of enumeration elements list.

aggressive_rst : Use Aggressive Reset Mode
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

End of enumeration elements list.

en_active : Enable RTC in Active Modes
bits : 16 - 32 (17 bit)
access : read-only

Enumeration:

End of enumeration elements list.

osc_goto_low_active : osc_goto_low_r transaction is pending
bits : 17 - 34 (18 bit)
access : read-only

Enumeration:

End of enumeration elements list.

osc_frce_sm_en_active : osc_force_mode transaction is pending
bits : 18 - 36 (19 bit)
access : read-only

Enumeration:

End of enumeration elements list.

osc_frce_st_active : osc_force_state transaction is pending
bits : 19 - 38 (20 bit)
access : read-only

Enumeration:

End of enumeration elements list.

set_active : timer_set_active
bits : 20 - 40 (21 bit)
access : read-only

Enumeration:

End of enumeration elements list.

clr_active : RTC clear is pending
bits : 21 - 42 (22 bit)
access : read-only

Enumeration:

End of enumeration elements list.

rollover_clr_active : rollover clr is pending
bits : 22 - 44 (23 bit)
access : read-only

Enumeration:

End of enumeration elements list.

prescale_cmpr0_active : prescale cmpr0 is pending
bits : 23 - 46 (24 bit)
access : read-only

Enumeration:

End of enumeration elements list.

prescale_update_active : prescale update transaction is pending
bits : 24 - 48 (25 bit)
access : read-only

Enumeration:

End of enumeration elements list.

cmpr1_clr_active : cmpr1 clear transaction is pending
bits : 25 - 50 (26 bit)
access : read-only

Enumeration:

End of enumeration elements list.

cmpr0_clr_active : cmpr0 clear transaction is pending
bits : 26 - 52 (27 bit)
access : read-only

Enumeration:

End of enumeration elements list.


FLAGS

CPU Interrupt and RTC Domain Flags
address_offset : 0x10 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FLAGS FLAGS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 comp0 comp1 prescale_comp overflow trim comp0_flag_a comp1_flag_a prescl_flag_a overflow_flag_a trim_flag_a async_clr_flags

comp0 : RTC Compare 0 Interrupt Status
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

comp1 : RTC Compare 1 Interrupt Status
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.

prescale_comp : RTC Prescale Compare Int Status
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

End of enumeration elements list.

overflow : RTC Overflow Interrupt Status
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

End of enumeration elements list.

trim : RTC Trim Interrupt Status
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

End of enumeration elements list.

comp0_flag_a : RTC Compare 0 4kHz Flag
bits : 8 - 16 (9 bit)
access : read-only

Enumeration:

End of enumeration elements list.

comp1_flag_a : RTC Compare 1 4kHz Flag
bits : 9 - 18 (10 bit)
access : read-only

Enumeration:

End of enumeration elements list.

prescl_flag_a : RTC Prescale Compare 4kHz Flag
bits : 10 - 20 (11 bit)
access : read-only

Enumeration:

End of enumeration elements list.

overflow_flag_a : RTC Overflow 4kHz Flag
bits : 11 - 22 (12 bit)
access : read-only

Enumeration:

End of enumeration elements list.

trim_flag_a : RTC Trim Event 4kHz Flag
bits : 12 - 24 (13 bit)
access : read-only

Enumeration:

End of enumeration elements list.

async_clr_flags : Asynchronous RTC Flag Clear
bits : 31 - 62 (32 bit)
access : write-only

Enumeration:

End of enumeration elements list.


SNZ_VALUE

RTC Timer Alarm Snooze Value
address_offset : 0x14 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SNZ_VALUE SNZ_VALUE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

INTEN

Interrupt Enable Controls
address_offset : 0x18 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INTEN INTEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 comp0 comp1 prescale_comp overflow trim

comp0 : RTC Time of Day Alarm (Compare 0) Interrupt Enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

comp1 : RTC Time of Day Alarm (Compare 1) Interrupt Enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.

prescale_comp : RTC Prescale Compare Int Enable
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

End of enumeration elements list.

overflow : RTC Overflow Interrupt Enable
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

End of enumeration elements list.

trim : RTC Trim Adjust Event Interrupt Enable
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

End of enumeration elements list.


PRESCALE

RTC Timer Prescale Setting
address_offset : 0x1C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PRESCALE PRESCALE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 width_selection

width_selection : RTC Timer Prescale Setting
bits : 0 - 3 (4 bit)
access : read-write

Enumeration:

End of enumeration elements list.


PRESCALE_MASK

RTC Timer Prescale Compare Mask
address_offset : 0x24 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PRESCALE_MASK PRESCALE_MASK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 comp_mask

comp_mask : RTC Timer Prescale Compare Mask
bits : 0 - 3 (4 bit)
access : read-write

Enumeration:

End of enumeration elements list.


TRIM_CTRL

RTC Timer Trim Controls
address_offset : 0x28 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TRIM_CTRL TRIM_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 trim_enable_r trim_faster_ovr_r trim_slower_r

trim_enable_r : Enable RTL Trim of RTC Timer
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

trim_faster_ovr_r : Force RTC Trim to Faster
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.

trim_slower_r : RTC Trim Direction Status
bits : 2 - 4 (3 bit)
access : read-only

Enumeration:

End of enumeration elements list.


TRIM_VALUE

RTC Timer Trim Adjustment Interval
address_offset : 0x2C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TRIM_VALUE TRIM_VALUE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 trim_value trim_control

trim_value : Trim PPM Value
bits : 0 - 17 (18 bit)
access : read-write

Enumeration:

End of enumeration elements list.

trim_control : Trim Direction
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

End of enumeration elements list.


TIMER

RTC Timer Count Value
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TIMER TIMER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

COMP0

RTC Time of Day Alarm 0 Compare Register
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

COMP0 COMP0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

COMP1

RTC Time of Day Alarm 1 Compare Register
address_offset : 0xC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

COMP1 COMP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.