\n

UARTs

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected

Registers

CTRL

MD_CTRL

INTFL

INTEN

BAUD

TX_FIFO_CTRL

RX_FIFO_CTRL


CTRL

UART Control Register
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTRL CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 uart_en rx_fifo_en tx_fifo_en data_size extra_stop parity cts_en cts_polarity rts_en rts_polarity rts_level

uart_en : UART Enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rx_fifo_en : RX FIFO Enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.

tx_fifo_en : TX FIFO Enable
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

End of enumeration elements list.

data_size : Data Size
bits : 4 - 9 (6 bit)
access : read-write

Enumeration:

End of enumeration elements list.

extra_stop : Extra Stop Enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

End of enumeration elements list.

parity : Parity Mode
bits : 12 - 25 (14 bit)
access : read-write

Enumeration:

End of enumeration elements list.

cts_en : CTS Enable
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

End of enumeration elements list.

cts_polarity : CTS Polarity
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rts_en : RTS Enable
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rts_polarity : RTS Polarity
bits : 19 - 38 (20 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rts_level : RX FIFO LTE Level for RTS Assert
bits : 20 - 45 (26 bit)
access : read-write

Enumeration:

End of enumeration elements list.


MD_CTRL

UART Multidrop Control Register
address_offset : 0x10 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MD_CTRL MD_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 slave_addr slave_addr_msk md_mstr tx_addr_mark

slave_addr : Slave Address
bits : 0 - 7 (8 bit)
access : read-write

Enumeration:

End of enumeration elements list.

slave_addr_msk : Slave Address Mask
bits : 8 - 23 (16 bit)
access : read-write

Enumeration:

End of enumeration elements list.

md_mstr : Multidrop Master
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

End of enumeration elements list.

tx_addr_mark : RX Address Mark
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

End of enumeration elements list.


INTFL

UART Interrupt Flags
address_offset : 0x14 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INTFL INTFL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 tx_done tx_unstalled tx_fifo_ae rx_fifo_not_empty rx_stalled rx_fifo_af rx_fifo_overflow rx_framing_err rx_parity_err

tx_done : TX Done Interrupt Flag
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

tx_unstalled : TX Unstalled Interrupt Flag
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.

tx_fifo_ae : TX FIFO Almost Empty Interrupt Flag
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rx_fifo_not_empty : RX FIFO Not Empty Interrupt Flag
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rx_stalled : RX Stalled Interrupt Flag
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rx_fifo_af : RX FIFO Almost Full Interrupt Flag
bits : 5 - 10 (6 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rx_fifo_overflow : RX FIFO Overflow Interrupt Flag
bits : 6 - 12 (7 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rx_framing_err : RX Framing Error Interrupt Flag
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rx_parity_err : RX Parity Error Interrupt Flag
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

End of enumeration elements list.


INTEN

UART Interrupt Enable/Disable Controls
address_offset : 0x18 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INTEN INTEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 tx_done tx_unstalled tx_fifo_ae rx_fifo_not_empty rx_stalled rx_fifo_af rx_fifo_overflow rx_framing_err rx_parity_err

tx_done : TX Done Interrupt Enable/Disable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

tx_unstalled : TX Unstalled Interrupt Enable/Disable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.

tx_fifo_ae : TX FIFO Almost Empty Interrupt Enable/Disable
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rx_fifo_not_empty : RX FIFO Not Empty Interrupt Enable/Disable
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rx_stalled : RX Stalled Interrupt Enable/Disable
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rx_fifo_af : RX FIFO Almost Full Interrupt Enable/Disable
bits : 5 - 10 (6 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rx_fifo_overflow : RX FIFO Overflow Interrupt Enable/Disable
bits : 6 - 12 (7 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rx_framing_err : RX Framing Error Interrupt Enable/Disable
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

End of enumeration elements list.

rx_parity_err : RX Parity Error Interrupt Enable/Disable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

End of enumeration elements list.


BAUD

UART Baud Control Register
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BAUD BAUD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 baud_divisor

baud_divisor : Baud Divisor
bits : 0 - 7 (8 bit)
access : read-write

Enumeration:

End of enumeration elements list.


TX_FIFO_CTRL

UART TX Fifo Control Register
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TX_FIFO_CTRL TX_FIFO_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 fifo_entry fifo_ae_lvl

fifo_entry : TX FIFO Entries
bits : 0 - 4 (5 bit)
access : read-only

Enumeration:

End of enumeration elements list.

fifo_ae_lvl : TX FIFO AE Level
bits : 16 - 37 (22 bit)
access : read-write

Enumeration:

End of enumeration elements list.


RX_FIFO_CTRL

UART RX Fifo Control Register
address_offset : 0xC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RX_FIFO_CTRL RX_FIFO_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 fifo_entry fifo_af_lvl

fifo_entry : RX FIFO Entries
bits : 0 - 4 (5 bit)
access : read-only

Enumeration:

End of enumeration elements list.

fifo_af_lvl : RX FIFO AF Level
bits : 16 - 37 (22 bit)
access : read-write

Enumeration:

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.