\n
address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x100 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x20 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x80 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x30 Bytes (0x0)
size : 0x2C byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x60 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected
Part Device Identification number Register
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PDID : Part Device ID \nThis register reflects device part number code. Software can read this register to identify which device is used.
bits : 0 - 31 (32 bit)
access : read-only
Register Lock Key address
address_offset : 0x100 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RegUnLock : None
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
Protected register are Locked. Any write to the target register is ignored
#1 : 1
Protected registers are Unlocked
End of enumeration elements list.
Temperature Sensor Control Register
address_offset : 0x20 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VTEMP_EN : Temperature Sensor Enable
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
Temperature sensor function Disabled (default)
#1 : 1
Temperature sensor function Enabled
End of enumeration elements list.
Port A low byte multiple function control register
address_offset : 0x30 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PA0_MFP : PA.0 Pin Function Selection
bits : 0 - 2 (3 bit)
access : read-write
PA1_MFP : PA.1 Pin Function Selection
bits : 4 - 6 (3 bit)
access : read-write
PA2_MFP : PA.2 Pin Function Selection
bits : 8 - 10 (3 bit)
access : read-write
PA3_MFP : PA.3 Pin Function Selection
bits : 12 - 14 (3 bit)
access : read-write
PA4_MFP : PA.4 Pin Function Selection
bits : 16 - 18 (3 bit)
access : read-write
PA5_MFP : PA.5 Pin Function Selection
bits : 20 - 22 (3 bit)
access : read-write
PA6_MFP : PA.6 Pin Function Selection
bits : 24 - 26 (3 bit)
access : read-write
PA7_MFP : PA.7 Pin Function Selection
bits : 28 - 30 (3 bit)
access : read-write
Port A high byte multiple function control register
address_offset : 0x34 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PA8_MFP : PA.8 Pin Function Selection
bits : 0 - 2 (3 bit)
access : read-write
PA9_MFP : PA.9 Pin Function Selection
bits : 4 - 6 (3 bit)
access : read-write
PA10_MFP : PA.10 Pin Function Selection
bits : 8 - 10 (3 bit)
access : read-write
PA11_MFP : PA.11 Pin Function Selection
bits : 12 - 14 (3 bit)
access : read-write
PA12_MFP : PA.12 Pin Function Selection
bits : 16 - 18 (3 bit)
access : read-write
PA13_MFP : PA.13 Pin Function Selection
bits : 20 - 22 (3 bit)
access : read-write
PA14_MFP : PA.14 Pin Function Selection
bits : 24 - 26 (3 bit)
access : read-write
PA15_MFP : PA.15 Pin Function Selection
bits : 28 - 30 (3 bit)
access : read-write
Port B low byte multiple function control register
address_offset : 0x38 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PB0_MFP : PB.0 Pin Function Selection
bits : 0 - 2 (3 bit)
access : read-write
PB1_MFP : PB.1 Pin Function Selection
bits : 4 - 6 (3 bit)
access : read-write
PB2_MFP : PB.2 Pin Function Selection
bits : 8 - 10 (3 bit)
access : read-write
PB3_MFP : PB.3 Pin Function Selection
bits : 12 - 14 (3 bit)
access : read-write
PB4_MFP : PB.4 Pin Function Selection
bits : 16 - 18 (3 bit)
access : read-write
PB5_MFP : PB.5 Pin Function Selection
bits : 20 - 22 (3 bit)
access : read-write
PB6_MFP : PB.6 Pin Function Selection
bits : 24 - 26 (3 bit)
access : read-write
PB7_MFP : PB.7 Pin Function Selection
bits : 28 - 30 (3 bit)
access : read-write
Port B high byte multiple function control register
address_offset : 0x3C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PB8_MFP : PB.8 Pin Function Selection
bits : 0 - 2 (3 bit)
access : read-write
PB9_MFP : PB.9 Pin Function Selection
bits : 4 - 6 (3 bit)
access : read-write
PB10_MFP : PB.10 Pin Function Selection
bits : 8 - 10 (3 bit)
access : read-write
PB11_MFP : PB.11 Pin Function Selection
bits : 12 - 14 (3 bit)
access : read-write
PB12_MFP : PB.12 Pin Function Selection
bits : 16 - 18 (3 bit)
access : read-write
PB13_MFP : PB.13 Pin Function Selection
bits : 20 - 22 (3 bit)
access : read-write
PB14_MFP : PB.14 Pin Function Selection
bits : 24 - 26 (3 bit)
access : read-write
PB15_MFP : PB.15 Pin Function Selection
bits : 28 - 30 (3 bit)
access : read-write
System Reset Source Register
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RSTS_POR : The RSTS_POR flag is set by the reset signal from the Power-on Reset (POR) module or bit CHIP_RST (IPRSTC1[0]) to indicate the previous reset source.
This bit is cleared by writing 1 to itself.
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
No reset from POR or CHIP_RST
#1 : 1
Power-on Reset (POR) or CHIP_RST had issued the reset signal to reset the system
End of enumeration elements list.
RSTS_PAD : The RSTS_PAD flag is set by the reset signal from the /RESET pin to indicate the previous reset source.
This bit is cleared by writing 1 to itself.
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#0 : 0
No reset from /RESET pin
#1 : 1
The /RESET pin had issued the reset signal to reset the system
End of enumeration elements list.
RSTS_WDT : The RSTS_WDT flag is set by the reset signal from the Watchdog Timer module to indicate the previous reset source.
This bit is cleared by writing 1 to itself.
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
#0 : 0
No reset from Watchdog Timer
#1 : 1
The Watchdog Timer module had issued the reset signal to reset the system
End of enumeration elements list.
RSTS_BOD : The RSTS_BOD flag is set by the reset signal from the Brown-out-Detected module to indicate the previous reset source.
This bit is cleared by writing 1 to itself.
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
#0 : 0
No reset from BOD
#1 : 1
Brown-out-Detected module had issued the reset signal to reset the system
End of enumeration elements list.
RSTS_SYS : The RSTS_SYS flag is set by the reset signal from the Cortex_M0 kernel to indicate the previous reset source.
This bit is cleared by writing 1 to itself.
bits : 5 - 5 (1 bit)
access : read-write
Enumeration:
#0 : 0
No reset from Cortex_M0
#1 : 1
Cortex_M0 had issued the reset signal to reset the system by writing 1 to the bit SYSRESTREQ(AIRCR[2], Application Interrupt and Reset Control Register) in system control registers of Cortex_M0 kernel
End of enumeration elements list.
RSTS_CPU : The RSTS_CPU flag is set by hardware if software writes CPU_RST (IPRST_CTL1[1]) 1 to rest Cortex-M0 CPU kernel and Flash memory controller (FMC).
This bit is cleared by writing 1 to itself.
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
#0 : 0
No reset from CPU
#1 : 1
Cortex-M0 CPU kernel and FMC are reset by software setting CPU_RST to 1
End of enumeration elements list.
Port C low byte multiple function control register
address_offset : 0x40 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PC0_MFP : PC.0 Pin Function Selection
bits : 0 - 2 (3 bit)
access : read-write
PC1_MFP : PC.1 Pin Function Selection
bits : 4 - 6 (3 bit)
access : read-write
PC2_MFP : PC.2 Pin Function Selection
bits : 8 - 10 (3 bit)
access : read-write
PC3_MFP : PC.3 Pin Function Selection
bits : 12 - 14 (3 bit)
access : read-write
PC4_MFP : PC.4 Pin Function Selection
bits : 16 - 18 (3 bit)
access : read-write
PC5_MFP : PC.5 Pin Function Selection
bits : 20 - 22 (3 bit)
access : read-write
PC6_MFP : PC.6 Pin Function Selection
bits : 24 - 26 (3 bit)
access : read-write
PC7_MFP : PC.7 Pin Function Selection
bits : 28 - 30 (3 bit)
access : read-write
Port C high byte multiple function control register
address_offset : 0x44 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PC8_MFP : PC.8 Pin Function Selection
bits : 0 - 2 (3 bit)
access : read-write
PC9_MFP : PC.9 Pin Function Selection
bits : 4 - 6 (3 bit)
access : read-write
PC10_MFP : PC.10 Pin Function Selection
bits : 8 - 10 (3 bit)
access : read-write
PC11_MFP : PC.11 Pin Function Selection
bits : 12 - 14 (3 bit)
access : read-write
PC12_MFP : PC.12 Pin Function Selection
bits : 16 - 18 (3 bit)
access : read-write
PC13_MFP : PC.13 Pin Function Selection
bits : 20 - 22 (3 bit)
access : read-write
PC14_MFP : PC.14 Pin Function Selection
bits : 24 - 26 (3 bit)
access : read-write
PC15_MFP : PC.15 Pin Function Selection
bits : 28 - 30 (3 bit)
access : read-write
Port D low byte multiple function control register
address_offset : 0x48 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PD0_MFP : PD.0 Pin Function Selection
bits : 0 - 2 (3 bit)
access : read-write
PD1_MFP : PD.1 Pin Function Selection
bits : 4 - 6 (3 bit)
access : read-write
PD2_MFP : PD.2 Pin Function Selection
bits : 8 - 10 (3 bit)
access : read-write
PD3_MFP : PD.3 Pin Function Selection
bits : 12 - 14 (3 bit)
access : read-write
PD4_MFP : PD.4 Pin Function Selection
bits : 16 - 18 (3 bit)
access : read-write
PD5_MFP : PD.5 Pin Function Selection
bits : 20 - 22 (3 bit)
access : read-write
PD6_MFP : PD.6 Pin Function Selection
bits : 24 - 26 (3 bit)
access : read-write
PD7_MFP : PD.7 Pin Function Selection
bits : 28 - 30 (3 bit)
access : read-write
Port D high byte multiple function control register
address_offset : 0x4C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PD8_MFP : PD.8 Pin Function Selection
bits : 0 - 2 (3 bit)
access : read-write
PD9_MFP : PD.9 Pin Function Selection
bits : 4 - 6 (3 bit)
access : read-write
PD10_MFP : PD.10 Pin Function Selection
bits : 8 - 10 (3 bit)
access : read-write
PD11_MFP : PD.11 Pin Function Selection
bits : 12 - 14 (3 bit)
access : read-write
PD12_MFP : PD.12 Pin Function Selection
bits : 16 - 18 (3 bit)
access : read-write
PD13_MFP : PD.13 Pin Function Selection
bits : 20 - 22 (3 bit)
access : read-write
PD14_MFP : PD.14 Pin Function Selection
bits : 24 - 26 (3 bit)
access : read-write
PD15_MFP : PD.15 Pin Function Selection
bits : 28 - 30 (3 bit)
access : read-write
Port E low byte multiple function control register
address_offset : 0x50 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PE0_MFP : PE.0 Pin Function Selection
bits : 0 - 2 (3 bit)
access : read-write
PE1_MFP : PE.1 Pin Function Selection
bits : 4 - 6 (3 bit)
access : read-write
PE2_MFP : PE.2 Pin Function Selection
bits : 8 - 10 (3 bit)
access : read-write
PE3_MFP : PE.3 Pin Function Selection
bits : 12 - 14 (3 bit)
access : read-write
PE4_MFP : PE.4 Pin Function Selection
bits : 16 - 18 (3 bit)
access : read-write
PE5_MFP : PE.5 Pin Function Selection
bits : 20 - 22 (3 bit)
access : read-write
PE6_MFP : PE.6 Pin Function Selection\nAt LQFP-128 Package:\nGPIOE[6]\nAt LQFP-64 Package:\nGPIOE[6]\nAt LQFP-48 Package:\nGPIOE[6]
bits : 24 - 26 (3 bit)
access : read-write
PE7_MFP : PE.7 Pin Function Selection
bits : 28 - 30 (3 bit)
access : read-write
Port E high byte multiple function control register
address_offset : 0x54 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PE8_MFP : PE.8 Pin Function Selection
bits : 0 - 2 (3 bit)
access : read-write
PE9_MFP : PE.9 Pin Function Selection
bits : 4 - 6 (3 bit)
access : read-write
PE10_MFP : PE.10 Pin Function Selection
bits : 8 - 10 (3 bit)
access : read-write
PE11_MFP : PE.11 Pin Function Selection
bits : 12 - 14 (3 bit)
access : read-write
PE12_MFP : PE.12 Pin Function Selection
bits : 16 - 18 (3 bit)
access : read-write
PE13_MFP : PE.13 Pin Function Selection
bits : 20 - 22 (3 bit)
access : read-write
PE14_MFP : PE.14 Pin Function Selection
bits : 24 - 26 (3 bit)
access : read-write
PE15_MFP : PE.15 Pin Function Selection
bits : 28 - 30 (3 bit)
access : read-write
Port F low byte multiple function control register
address_offset : 0x58 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PF0_MFP : PF.0 Pin Function Selection
bits : 0 - 2 (3 bit)
access : read-write
PF1_MFP : PF.1 Pin Function Selection
bits : 4 - 6 (3 bit)
access : read-write
PF2_MFP : PF.2 Pin Function Selection
bits : 8 - 10 (3 bit)
access : read-write
PF3_MFP : PF.3 Pin Function Selection
bits : 12 - 14 (3 bit)
access : read-write
PF4_MFP : PF.4 Pin Function Selection
bits : 16 - 18 (3 bit)
access : read-write
PF5_MFP : PF.5 Pin Function Selection
bits : 20 - 22 (3 bit)
access : read-write
Power-On-Reset Controller Register
address_offset : 0x60 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
POR_DIS_CODE : Power-on Reset Enable Control
This is a protected register. Please refer to open lock sequence to program it.
When powered on, the POR circuit generates a reset signal to reset the whole chip function, but noise on the power may cause the POR active again. If setting the POR_DIS_CODE to 0x5AA5, the POR reset function will be disabled and the POR function will be active again when POR_DIS_CODE is set to another value or POR_DIS_CODE is reset by chip other reset functions, including: /RESET, Watchdog Timer reset, BOD reset, ICE reset command and the software-chip reset function
bits : 0 - 15 (16 bit)
access : read-write
Brown-out Detector Controller Register
address_offset : 0x64 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BOD17_EN : Brown-out Detector 1.7V Function Enable
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
Brown-out Detector 1.7V function Disabled
#1 : 1
Brown-out Detector 1.7V function Enabled
End of enumeration elements list.
BOD20_EN : Brown-out Detector 2.0 V Function Enable \nThis is a protected register. Please refer to open lock sequence to program it.\nBOD20_EN is default on. If SW disables it, Brown-out Detector 2.0 V function is not disabled until chip enters power-down mode. If system is not in power-down mode, BOD20_EN will be enabled by hardware automatically.
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#0 : 0
Brown-out Detector 2.0 V function Disabled
#1 : 1
Brown-out Detector 2.0 V function Enabled
End of enumeration elements list.
BOD25_EN : Brown-out Detector 2.5 V Function Enable \nThis is a protected register. Please refer to open lock sequence to program it.
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
#0 : 0
Brown-out Detector 2.5 V function Disabled
#1 : 1
Brown-out Detector 2.5 V function Enabled
End of enumeration elements list.
BOD17_RST_EN : BOD 1.7 V Reset Enable
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
#0 : 0
Reset does not issue when BOD17 occurs
#1 : 1
Reset issues when BOD17 occurs
End of enumeration elements list.
BOD20_RST_EN : BOD 2.0 V Reset Enable\nThis is a protected register. Please refer to open lock sequence to program it.\nThe default value is set by flash controller user configuration register config0 bit[20:19]
bits : 5 - 5 (1 bit)
access : read-write
Enumeration:
#0 : 0
Reset does not issue when BOD20 occurs
#1 : 1
Reset issues when BOD20 occurs
End of enumeration elements list.
BOD25_RST_EN : BOD 2.5 V Reset Enable\nThis is a protected register. Please refer to open lock sequence to program it.\nThe default value is set by flash controller user configuration register config0 bit[20:19]
bits : 6 - 6 (1 bit)
access : read-write
Enumeration:
#0 : 0
Reset does not issue when BOD25 occurs
#1 : 1
Reset issues when BOD25 occurs
End of enumeration elements list.
BOD17_INT_EN : BOD 1.7 V interrupt Enable\nThis is a protected register. Please refer to open lock sequence to program it.
bits : 8 - 8 (1 bit)
access : read-write
Enumeration:
#0 : 0
Interrupt does not issue when BOD17 occurs
#1 : 1
Interrupt issues when BOD17 occurs
End of enumeration elements list.
BOD20_INT_EN : BOD 2.0 V interrupt Enable\nThis is a protected register. Please refer to open lock sequence to program it.
bits : 9 - 9 (1 bit)
access : read-write
Enumeration:
#0 : 0
Interrupt does not issue when BOD20 occurs
#1 : 1
Interrupt issues when BOD20 occurs
End of enumeration elements list.
BOD25_INT_EN : BOD 2.5 V interrupt Enable\nThis is a protected register. Please refer to open lock sequence to program it.
bits : 10 - 10 (1 bit)
access : read-write
Enumeration:
#0 : 0
Interrupt does not issue when BOD25 occurs
#1 : 1
Interrupt issues when BOD25 occurs
End of enumeration elements list.
Brown-out Detector Status Register
address_offset : 0x68 Bytes (0x0)
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BOD_INT : Brown-out Detector interrupt status\nThis bit is cleared by writing 1 to itself.
bits : 0 - 0 (1 bit)
access : read-only
Enumeration:
#0 : 0
Brown-out Detector does not detect any voltage drift at VDD down through or up through the target detected voltage after interrupt is enabled
#1 : 1
When Brown-out Detector detects the VDD is dropped down through the target detected voltage or the VDD is raised up through the target detected voltage and Brown-out interrupt is enabled, this bit will be set to 1
End of enumeration elements list.
BOD17_drop : Brown-out Detector lower than 1.7V Status\nSetting BOD17_drop high means once the detected voltage is lower than target detected voltage setting (1.7V). Software can write 1 to clear BOD17_drop
bits : 1 - 1 (1 bit)
access : read-only
BOD20_drop : Brown-out Detector lower than 2.0V Status\nSetting BOD20_drop high means once the detected voltage is lower than target detected voltage setting (2.0V). Software can write 1 to clear BOD20_drop
bits : 2 - 2 (1 bit)
access : read-only
BOD25_drop : Brown-out Detector lower than 2.5V Status\nSetting BOD25_drop high means once the detected voltage is lower than target detected voltage setting (2.5V). Software can write 1 to clear BOD25_drop
bits : 3 - 3 (1 bit)
access : read-only
BOD17_rise : Brown-out Detector higher than 1.7V Status\nSetting BOD17_rise high means once the detected voltage is higher than target detected voltage setting (1.7V). Software can write 1 to clear BOD17_rise
bits : 4 - 4 (1 bit)
access : read-only
BOD20_rise : Brown-out Detector higher than 2.0V Status\nSetting BOD20_rise high means once the detected voltage is higher than target detected voltage setting (2.0V). Software can write 1 to clear BOD20_rise
bits : 5 - 5 (1 bit)
access : read-only
BOD25_rise : Brown-out Detector higher than 2.5V Status\nSetting BOD25_rise high means once the detected voltage is higher than target detected voltage setting (2.5V). Software can write 1 to clear BOD25_rise.
bits : 6 - 6 (1 bit)
access : read-only
Voltage reference Control register
address_offset : 0x6C Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BGP_EN : Band-gap Enable\nThis is a protected register. Please refer to open lock sequence to program it.\nBand-gap is the reference voltage of internal reference voltage. User must enable band-gap if want to enable internal 1.8V or 2.5V reference voltage.
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
Disabled
#1 : 1
Enabled
End of enumeration elements list.
REG_EN : Regulator Enable\nEnable internal 1.8V or 2.5V reference voltage.\nThis is a protected register. Please refer to open lock sequence to program it.
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#0 : 0
Disabled
#1 : 1
Enabled
End of enumeration elements list.
SEL25 : Regulator Output Voltage Selection\nSelect internal reference voltage level.\nThis is a protected register. Please refer to open lock sequence to program it.
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
#0 : 0
1.8V
#1 : 1
2.5V
End of enumeration elements list.
EXT_MODE : Regulator External Mode\nThis is a protected register. Please refer to open lock sequence to program it.\nUsers can output regulator output voltage in VREF pin if EXT_MODE is high.
bits : 3 - 3 (1 bit)
access : read-write
Enumeration:
#0 : 0
No connection with external VREF pin
#1 : 1
Connet to external VREF pin. Connect a 1uF to 10uF capacitor to AVSS will let internal voltage reference be more stable
End of enumeration elements list.
IP Reset Control Resister1
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CHIP_RST : CHIP one shot reset.
This is a protected register. Please refer to open lock sequence to program it.
Setting this bit will reset the whole chip, including CPU kernel and all peripherals like power-on reset and this bit will automatically return to 0 after the 2 clock cycles.
The chip setting from flash will be also reloaded when chip one shot reset.
Note: In the following conditions, chip setting from flash will be reloaded.
Power-on Reset
Brown-out-Detected Reset
Low level on the /RESET pin
Set IPRST_CTL1[CHIP_RST]
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
Normal
#1 : 1
Reset CHIP
End of enumeration elements list.
CPU_RST : CPU kernel one shot reset.
This is a protected register. Please refer to open lock sequence to program it.
Setting this bit will only reset the CPU kernel and Flash Memory Controller(FMC), and this bit will automatically return to 0 after the 2 clock cycles
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#0 : 0
Normal
#1 : 1
Reset CPU
End of enumeration elements list.
DMA_RST : DMA Controller Reset
This is a protected register. Please refer to open lock sequence to program it.
Set this bit 1 will generate a reset signal to the DMA. SW needs to set this bit to low to release reset signal.
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
#0 : 0
Normal operation
#1 : 1
DMA IP reset
End of enumeration elements list.
EBI_RST : EBI Controller Reset
This is a protected register. Please refer to open lock sequence to program it.
Set this bit 1 will generate a reset signal to the EBI. SW needs to set this bit to low to release reset signal.
bits : 3 - 3 (1 bit)
access : read-write
Enumeration:
#0 : 0
Normal operation
#1 : 1
EBI IP reset
End of enumeration elements list.
HIRC Trim Control Register
address_offset : 0x80 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRIM_SEL : Trim Frequency Selection
bits : 0 - 1 (2 bit)
access : read-write
TRIM_LOOP : Trim Calculation Loop
bits : 4 - 5 (2 bit)
access : read-write
TRIM_RETRY_CNT : Trim Value Update Limitation Count
bits : 6 - 7 (2 bit)
access : read-write
ERR_STOP : Trim Stop When 32.768 kHz Error Detected\nThis bit is used to control if stop the HIRC trim operation when 32.768 kHz clock error is detected.\nIf set this bit high and 32.768 kHz clock error detected, the status 32K_ERR_INT would be set high and HIRC trim operation was stopped. If this bit is low and 32.768 kHz clock error detected, the status 23K_ERR_INT would be set high and HIRC trim operation is continuously.
bits : 8 - 8 (1 bit)
access : read-write
Enumeration:
#0 : 0
Continue the HIRC trim operation even if 32.768 kHz clock error detected
#1 : 1
Stop the HIRC trim operation if 32.768 kHz clock error detected
End of enumeration elements list.
HIRC Trim Interrupt Enable Register
address_offset : 0x84 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRIM_FAIL_IEN : Trim Failure Interrupt Enable\nThis bit controls if an interrupt will be triggered while HIRC trim value update limitation count reached and HIRC frequency still not locked on target frequency set by TRIM_SEL.\nIf this bit is high and TRIM_FAIL_INT is set during auto trim operation, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached.
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#0 : 0
TRIM_FAIL_INT status Disabled to trigger an interrupt to CPU
#1 : 1
TRIM_FAIL_INT status Enabled to trigger an interrupt to CPU
End of enumeration elements list.
_32K_ERR_IEN : 32.768 kHz Clock Error Interrupt Enable\nThis bit controls if CPU would get an interrupt while 32.768 kHz clock is inaccuracy during auto trim operation.\nIf this bit is high, and 32K_ERR_INT is set during auto trim operation, an interrupt will be triggered to notify the 32.768 kHz clock frequency is inaccuracy.
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
#0 : 0
32K_ERR_INT status Disabled to trigger an interrupt to CPU
#1 : 1
32K_ERR_INT status Enabled to trigger an interrupt to CPU
End of enumeration elements list.
HIRC Trim Interrupt Status Register
address_offset : 0x88 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FREQ_LOCK : HIRC Frequency Lock Status\nThis bit indicates the HIRC frequency lock.\nThis is a status bit and doesn't trigger any interrupt.
bits : 0 - 0 (1 bit)
access : read-write
TRIM_FAIL_INT : Trim Failure Interrupt Status\nThis bit indicates that HIRC trim value update limitation count reached and HIRC clock frequency still doesn't lock. Once this bit is set, the auto trim operation stopped and TRIM_SEL will be cleared to 00 by hardware automatically.\nIf this bit is set and TRIM_FAIL_IEN is high, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached. Write 1 to clear this to zero.
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#0 : 0
Trim value update limitation count doesn't reach
#1 : 1
Trim value update limitation count reached and HIRC frequency still doesn't lock
End of enumeration elements list.
_32K_ERR_INT : 32.768 kHz Clock Error Interrupt Status\nThis bit indicates that 32.768 kHz clock frequency is inaccuracy. Once this bit is set, the auto trim operation stopped and TRIM_SEL will be cleared to 00 by hardware automatically.\nIf this bit is set and 32K_ERR_IEN is high, an interrupt will be triggered to notify the 32.768 kHz clock frequency is inaccuracy. Write 1 to clear this to zero.
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
#0 : 0
32.768 kHz clock frequency is accuracy
#1 : 1
32.768 kHz clock frequency is inaccuracy
End of enumeration elements list.
IP Reset Control Resister2
address_offset : 0xC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO_RST : GPIO controller Reset
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#0 : 0
GPIO normal operation
#1 : 1
GPIO reset
End of enumeration elements list.
TMR0_RST : Timer0 controller Reset
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
#0 : 0
Timer0 normal operation
#1 : 1
Timer0 reset
End of enumeration elements list.
TMR1_RST : Timer1 controller Reset
bits : 3 - 3 (1 bit)
access : read-write
Enumeration:
#0 : 0
Timer1 normal operation
#1 : 1
Timer1 block reset
End of enumeration elements list.
TMR2_RST : Timer2 controller Reset
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
#0 : 0
Timer2 normal operation
#1 : 1
Timer2 block reset
End of enumeration elements list.
TMR3_RST : Timer3 controller Reset
bits : 5 - 5 (1 bit)
access : read-write
Enumeration:
#0 : 0
Timer3 normal operation
#1 : 1
Timer3 block reset
End of enumeration elements list.
SC2_RST : SmartCard 2 Controller Reset
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
#0 : 0
SmartCard 2 block normal operation
#1 : 1
SmartCard 2 block reset
End of enumeration elements list.
I2C0_RST : I2C0 controller Reset
bits : 8 - 8 (1 bit)
access : read-write
Enumeration:
#0 : 0
I2C0 normal operation
#1 : 1
I2C0 block reset
End of enumeration elements list.
I2C1_RST : I2C1 controller Reset
bits : 9 - 9 (1 bit)
access : read-write
Enumeration:
#0 : 0
I2C1 block normal operation
#1 : 1
I2C1 block reset
End of enumeration elements list.
SPI0_RST : SPI0 controller Reset
bits : 12 - 12 (1 bit)
access : read-write
Enumeration:
#0 : 0
SPI0 block normal operation
#1 : 1
SPI0 block reset
End of enumeration elements list.
SPI1_RST : SPI1 controller Reset
bits : 13 - 13 (1 bit)
access : read-write
Enumeration:
#0 : 0
SPI1 normal operation
#1 : 1
SPI1 block reset
End of enumeration elements list.
SPI2_RST : SPI2 controller Reset
bits : 14 - 14 (1 bit)
access : read-write
Enumeration:
#0 : 0
SPI2 normal operation
#1 : 1
SPI2 block reset
End of enumeration elements list.
UART0_RST : UART0 controller Reset
bits : 16 - 16 (1 bit)
access : read-write
Enumeration:
#0 : 0
UART0 normal operation
#1 : 1
UART0 block reset
End of enumeration elements list.
UART1_RST : UART1 controller Reset
bits : 17 - 17 (1 bit)
access : read-write
Enumeration:
#0 : 0
UART1 normal operation
#1 : 1
UART1 block reset
End of enumeration elements list.
PWM0_RST : PWM0 controller Reset
bits : 20 - 20 (1 bit)
access : read-write
Enumeration:
#0 : 0
PWM0 block normal operation
#1 : 1
PWM0 block reset
End of enumeration elements list.
PWM1_RST : PWM1 controller Reset
bits : 21 - 21 (1 bit)
access : read-write
Enumeration:
#0 : 0
PWM1 block normal operation
#1 : 1
PWM1 block reset
End of enumeration elements list.
DAC_RST : DAC Controller Reset
bits : 25 - 25 (1 bit)
access : read-write
Enumeration:
#0 : 0
DAC block normal operation
#1 : 1
DAC block reset
End of enumeration elements list.
LCD_RST : LCD Controller Reset
bits : 26 - 26 (1 bit)
access : read-write
Enumeration:
#0 : 0
LCD block normal operation
#1 : 1
LCD block reset
End of enumeration elements list.
USBD_RST : USB Device Controller Reset
bits : 27 - 27 (1 bit)
access : read-write
Enumeration:
#0 : 0
USB block normal operation
#1 : 1
USB block reset
End of enumeration elements list.
ADC_RST : ADC Controller Reset
bits : 28 - 28 (1 bit)
access : read-write
Enumeration:
#0 : 0
ADC block normal operation
#1 : 1
ADC block reset
End of enumeration elements list.
I2S_RST : I2S Controller Reset
bits : 29 - 29 (1 bit)
access : read-write
Enumeration:
#0 : 0
I2S block normal operation
#1 : 1
I2S block reset
End of enumeration elements list.
SC0_RST : SmartCard 0 Controller Reset
bits : 30 - 30 (1 bit)
access : read-write
Enumeration:
#0 : 0
SmartCard block normal operation
#1 : 1
SmartCard block reset
End of enumeration elements list.
SC1_RST : SmartCard1 Controller Reset
bits : 31 - 31 (1 bit)
access : read-write
Enumeration:
#0 : 0
SmartCard block normal operation
#1 : 1
SmartCard block reset
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.