\n
address_offset : 0x0 Bytes (0x0)
size : 0x30 byte (0x0)
mem_usage : registers
protection : not protected
I2C Control Register
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AA : Assert Acknowledge Control Bit
bits : 2 - 2 (1 bit)
access : read-write
SI : I2C Interrupt Flag\nWhen a new I2C state is present in the I2CSTATUS register, the SI flag is set by hardware, and if bit EI (I2CON [7]) is set, the I2C interrupt is requested. SI must be cleared by software. Clear SI is by writing 1 to this bit.
bits : 3 - 3 (1 bit)
access : read-write
STO : I2C STOP Control Bit
In master mode, set STO to transmit a STOP condition to bus then I2C hardware will check the bus condition if a STOP condition is detected this bit will be cleared by hardware automatically. In a slave mode, set STO resets I2C hardware to the defined not addressed slave mode. This means it is NO LONGER in the slave receiver mode to receive data from the master transmit device.
bits : 4 - 4 (1 bit)
access : read-write
STA : I2C START Control Bit\nSet STA to logic 1 to enter master mode, the I2C hardware sends a START or repeat START condition to bus when the bus is free.
bits : 5 - 5 (1 bit)
access : read-write
ENS1 : I2C Controller Enable Bit
bits : 6 - 6 (1 bit)
access : read-write
Enumeration:
#0 : 0
Disable
#1 : 1
Enable
End of enumeration elements list.
EI : Enable Interrupt
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
#0 : 0
Disable I2C interrupt
#1 : 1
Enable I2C interrupt
End of enumeration elements list.
I2C Clock Divider Register
address_offset : 0x10 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
I2CLK : I2C Clock Divider Register
bits : 0 - 7 (8 bit)
access : read-write
I2C Time-Out Counter Register
address_offset : 0x14 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TIF : Time-Out Flag\nThis bit is set by H/W when I2C time-out happened and it can interrupt CPU if I2C interrupt enable bit (EI) is set to 1.\nS/W can write 1 to clear this bit.
bits : 0 - 0 (1 bit)
access : read-write
DIV4 : Time-Out Counter Input Clock is Divided by 4\nWhen Enable, The time-Out period is extended 4 times.
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
#0 : 0
The Time-out counter input clock divided by 4 Disable
#1 : 1
The Time-out counter input clock divided by 4 Enable
End of enumeration elements list.
ENTI : Time-out Counter Enable\nWhen Enable, the 14 bit time-out counter will start counting when SI is clear. Writing 1 to the SI flag will reset counter and re-start up counting after SI is cleared.
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
#0 : 0
Time-out counter Disable
#1 : 1
Time-out counter Enable
End of enumeration elements list.
I2C Slave Address Register 1
address_offset : 0x18 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
I2C Slave Address Register 2
address_offset : 0x1C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
I2C Slave Address Register 3
address_offset : 0x20 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
I2C Slave Address Mask Register 0
address_offset : 0x24 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
I2CADMx : I2C Address Mask Register\nI2C bus controllers support multiple address recognition with four address mask register. When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exactly the same as address register.
bits : 1 - 7 (7 bit)
access : read-write
Enumeration:
0 : 0
Mask disable (the received corresponding register bit should be exactly the same as address register.)
1 : 1
Mask enable (the received corresponding address bit is don't care.)
End of enumeration elements list.
I2C Slave Address Mask Register 1
address_offset : 0x28 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
I2C Slave Address Mask Register 2
address_offset : 0x2C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
I2C Slave Address Mask Register 3
address_offset : 0x30 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
I2C Slave Address Register 0
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GC : General Call Function
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
Disable General Call Function
#1 : 1
Enable General Call Function
End of enumeration elements list.
I2CADDR : I2C Address Register
The content of this register is irrelevant when I2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the chip's own address. The I2C hardware will react if one of the addresses is matched.
bits : 1 - 7 (7 bit)
access : read-write
I2C Data Register
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
I2CDAT : I2C Data Register\nBit [7:0] is located with the 8-bit transferred data of I2C serial port.
bits : 0 - 7 (8 bit)
access : read-write
I2C Status Register
address_offset : 0xC Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
I2CSTATUS : I2C Status Register\nThe status register of I2C:
bits : 0 - 7 (8 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.