Embeetle, an IDE designed from scratch for embedded software developers.address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected
Processor Core Type
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
Y : Minor version number
bits : 0 - 3 (4 bit)
access : read-only
Enumeration:
0 : Y_0
Minor version number
End of enumeration elements list.
X : Major version number
bits : 4 - 7 (4 bit)
access : read-only
Enumeration:
0 : X_0
Major version number
End of enumeration elements list.
ID : Module ID number
bits : 8 - 31 (24 bit)
access : read-only
Enumeration:
0x4B4160 : ID_4931936
ID number for basic configuration
0x4B4161 : ID_4931937
ID number for PKHA configuration
End of enumeration elements list.
Control Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TCSEIE : Task completion with software error interrupt enable
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : TCSEIE_0
Disables task completion with software error to generate an interrupt request
0x1 : TCSEIE_1
Enables task completion with software error to generate an interrupt request
End of enumeration elements list.
ILLIE : Illegal Instruction Interrupt Enable
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
0 : ILLIE_0
Illegal instruction interrupt requests are disabled
0x1 : ILLIE_1
illegal Instruction interrupt requests are enabled
End of enumeration elements list.
ASREIE : AHB Slave Response Error Interrupt Enable
bits : 3 - 3 (1 bit)
access : read-write
Enumeration:
0 : ASREIE_0
AHB slave response error interruption is not enabled
0x1 : ASREIE_1
AHB slave response error interruption is enabled
End of enumeration elements list.
IIADIE : IMEM Illegal Address Interrupt Enable
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
0 : IIADIE_0
IMEM illegal address interruption is not enabled
0x1 : IIADIE_1
IMEM illegal address interruption is enabled
End of enumeration elements list.
DIADIE : DMEM Illegal Address Interrupt Enable
bits : 5 - 5 (1 bit)
access : read-write
Enumeration:
0 : DIADIE_0
DMEM illegal address interruption is not enabled
0x1 : DIADIE_1
DMEM illegal address interruption is enabled
End of enumeration elements list.
SVIE : Security Violation Interrupt Enable
bits : 6 - 6 (1 bit)
access : read-write
Enumeration:
0 : SVIE_0
Security violation interruption is not enabled
0x1 : SVIE_1
Security violation interruption is enabled
End of enumeration elements list.
TCIE : Task completion with no error interrupt enable
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
0 : TCIE_0
Disables task completion with no error to generate an interrupt request
0x1 : TCIE_1
Enables task completion with no error to generate an interrupt request
End of enumeration elements list.
RSTSM4 : Reset Semaphore
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : RSTSM4_0
Idle state
0x1 : RSTSM4_1
Wait for second write
0x2 : RSTSM4_2
Clears semaphore if previous state was "01"
End of enumeration elements list.
MRST : Module Reset
bits : 15 - 15 (1 bit)
access : read-write
Enumeration:
0 : MRST_0
no action
0x1 : MRST_1
reset
End of enumeration elements list.
FSV : Force Security Violation Test
bits : 16 - 16 (1 bit)
access : read-write
Enumeration:
0 : FSV_0
no violation is forced
0x1 : FSV_1
force security violation
End of enumeration elements list.
DTCCFG : Default Task Completion Configuration
bits : 24 - 26 (3 bit)
access : read-write
Enumeration:
0 : DTCCFG_0
no explicit action
0x1 : DTCCFG_1
Issue an Interrupt Request
0x2 : DTCCFG_2
Assert Event Completion Signal
0x4 : DTCCFG_4
Issue a DMA request
End of enumeration elements list.
DSHFI : Disable Secure Hash Function Instructions
bits : 28 - 28 (1 bit)
access : read-write
Enumeration:
0 : DSHFI_0
Secure Hash Functions are enabled
0x1 : DSHFI_1
Secure Hash Functions are disabled
End of enumeration elements list.
DDESI : Disable DES Instructions
bits : 29 - 29 (1 bit)
access : read-write
Enumeration:
0 : DDESI_0
DES instructions are enabled
0x1 : DDESI_1
DES instructions are disabled
End of enumeration elements list.
DAESI : Disable AES Instructions
bits : 30 - 30 (1 bit)
access : read-write
Enumeration:
0 : DAESI_0
AES instructions are enabled
0x1 : DAESI_1
AES instructions are disabled
End of enumeration elements list.
MDIS : Module Disable
bits : 31 - 31 (1 bit)
access : read-write
Enumeration:
0 : MDIS_0
CAU3 exits from low power mode
0x1 : MDIS_1
CAU3 enters low power mode
End of enumeration elements list.
PKHA E Register
address_offset : 0x10C64 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x11AAC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x128F8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x13748 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
Status Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TCSEIRQ : Task completion with software error interrupt request
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : TCSEIRQ_0
Task not finished or finished with no software error
0x1 : TCSEIRQ_1
Task execution finished with software error
End of enumeration elements list.
ILLIRQ : Illegal instruction interrupt request
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
0 : ILLIRQ_0
no error
0x1 : ILLIRQ_1
illegal instruction detected
End of enumeration elements list.
ASREIRQ : AHB slave response error interrupt Request
bits : 3 - 3 (1 bit)
access : read-write
Enumeration:
0 : ASREIRQ_0
no error
0x1 : ASREIRQ_1
AHB slave response error detected
End of enumeration elements list.
IIADIRQ : IMEM Illegal address interrupt request
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
0 : IIADIRQ_0
no error
0x1 : IIADIRQ_1
illegal IMEM address detected
End of enumeration elements list.
DIADIRQ : DMEM illegal access interrupt request
bits : 5 - 5 (1 bit)
access : read-write
Enumeration:
0 : DIADIRQ_0
no illegal address
0x1 : DIADIRQ_1
illegal address
End of enumeration elements list.
SVIRQ : Security violation interrupt request
bits : 6 - 6 (1 bit)
access : read-write
Enumeration:
0 : SVIRQ_0
No security violation
0x1 : SVIRQ_1
Security violation
End of enumeration elements list.
TCIRQ : Task completion with no error interrupt request
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
0 : TCIRQ_0
Task not finished or finished with error
0x1 : TCIRQ_1
Task execution finished with no error
End of enumeration elements list.
TKCS : Task completion status
bits : 8 - 11 (4 bit)
access : read-only
Enumeration:
0 : TKCS_0
Initialization RUN
0x1 : TKCS_1
Running
0x2 : TKCS_2
Debug Halted
0x9 : TKCS_9
Stop - Error Free
0xA : TKCS_10
Stop - Error
0xE : TKCS_14
Stop - Security Violation, assert security violation output signal and set SVIRQ
0xF : TKCS_15
Stop - Security Violation and set SVIRQ
End of enumeration elements list.
SVF : Security violation flag
bits : 16 - 16 (1 bit)
access : read-only
Enumeration:
0 : SVF_0
SoC security violation is not asserted
0x1 : SVF_1
SoC security violation was asserted
End of enumeration elements list.
DBG : Debug mode
bits : 17 - 17 (1 bit)
access : read-only
Enumeration:
0 : DBG_0
CAU3 is not in debug mode
0x1 : DBG_1
CAU3 is in debug mode
End of enumeration elements list.
TCCFG : Task completion configuration
bits : 24 - 26 (3 bit)
access : read-only
Enumeration:
0 : TCCFG_0
No action
0x1 : TCCFG_1
Assert an interrupt request
0x2 : TCCFG_2
Assert the Event Completion Signal
0x4 : TCCFG_4
Issue a DMA request
End of enumeration elements list.
MDISF : Module disable flag
bits : 31 - 31 (1 bit)
access : read-only
Enumeration:
0 : MDISF_0
CCore is not in low power mode
0x1 : MDISF_1
CCore is in low power mode
End of enumeration elements list.
PKHA E Register
address_offset : 0x1459C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x153F4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x16250 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x170B0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x17F14 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
CryptoCore General Purpose Registers
address_offset : 0x180 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x184 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x188 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x18C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0x18D7C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
CryptoCore General Purpose Registers
address_offset : 0x190 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x194 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x198 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0x19BE8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
CryptoCore General Purpose Registers
address_offset : 0x19C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1A0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1A8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0x1AA58 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
CryptoCore General Purpose Registers
address_offset : 0x1AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1B8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0x1B8CC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
CryptoCore General Purpose Registers
address_offset : 0x1BC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1C0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0x1C00 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
CryptoCore General Purpose Registers
address_offset : 0x1C4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0x1C744 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
CryptoCore General Purpose Registers
address_offset : 0x1C8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1CC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1D0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1D4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0x1D5C0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
CryptoCore General Purpose Registers
address_offset : 0x1D8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1DC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1E4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0x1E440 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
CryptoCore General Purpose Registers
address_offset : 0x1E8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1EC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
CryptoCore General Purpose Registers
address_offset : 0x1F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0x1F2C4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
CryptoCore General Purpose Registers
address_offset : 0x1F4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
R : CryptoCore general purpose register R
bits : 0 - 31 (32 bit)
access : read-write
General Purpose R30
address_offset : 0x1F8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SP : Stack Pointer
bits : 0 - 31 (32 bit)
access : read-write
General Purpose R31
address_offset : 0x1FC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LR : Link
bits : 0 - 31 (32 bit)
access : read-write
Debug Control/Status Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DDBG : Debug Disable
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : DDBG_0
debug is enabled
0x1 : DDBG_1
debug is disabled
End of enumeration elements list.
DDBGMC : Disable Debug Memory Commands
bits : 1 - 1 (1 bit)
access : read-write
Enumeration:
0 : DDBGMC_0
IPS access to IMEM and DMEM are enabled
0x1 : DDBGMC_1
IPS access to IMEM and DMEM are disabled
End of enumeration elements list.
PBREN : PC Breakpoint Register Enable
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
0 : PBREN_0
PC breakpoint register (DBGPBR) is disabled
0x1 : PBREN_1
PC breakpoint register (DBGPBR) is enabled
End of enumeration elements list.
SIM : Single Instruction Mode
bits : 5 - 5 (1 bit)
access : read-write
Enumeration:
0 : SIM_0
Single instruction mode is disabled
0x1 : SIM_1
Single instruction mode is enabled
End of enumeration elements list.
FRCH : Force Debug Halt
bits : 8 - 8 (1 bit)
access : read-write
Enumeration:
0 : FRCH_0
Halt state not forced
0x1 : FRCH_1
Force halt state
End of enumeration elements list.
DBGGO : Debug Go
bits : 12 - 12 (1 bit)
access : read-write
Enumeration:
0 : DBGGO_0
No action
0x1 : DBGGO_1
Resume program execution
End of enumeration elements list.
PCBHF : CryptoCore is Halted due to Hardware Breakpoint
bits : 16 - 16 (1 bit)
access : read-only
Enumeration:
0 : PCBHF_0
CryptoCore is not halted due to a hardware breakpoint
0x1 : PCBHF_1
CryptoCore is halted due to a hardware breakpoint
End of enumeration elements list.
SIMHF : CryptoCore is Halted due to Single Instruction Step
bits : 17 - 17 (1 bit)
access : read-only
Enumeration:
0 : SIMHF_0
CryptoCore is not in a single step halt
0x1 : SIMHF_1
CryptoCore is in a single step halt
End of enumeration elements list.
HLTIF : CryptoCore is Halted due to HALT Instruction
bits : 18 - 18 (1 bit)
access : read-only
Enumeration:
0 : HLTIF_0
CryptoCore is not in software breakpoint
0x1 : HLTIF_1
CryptoCore is in software breakpoint
End of enumeration elements list.
CSTPF : CryptoCore is Stopped Status Flag
bits : 30 - 30 (1 bit)
access : read-only
Enumeration:
0 : CSTPF_0
CryptoCore is not stopped
0x1 : CSTPF_1
CryptoCore is stopped
End of enumeration elements list.
CHLTF : CryptoCore is Halted Status Flag
bits : 31 - 31 (1 bit)
access : read-only
Enumeration:
0 : CHLTF_0
CryptoCore is not halted
0x1 : CHLTF_1
CryptoCore is halted
End of enumeration elements list.
Program Counter
address_offset : 0x200 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PC : Program Counter
bits : 0 - 19 (20 bit)
access : read-write
PKHA E Register
address_offset : 0x2014C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
Start Command Register
address_offset : 0x204 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMD : Command
bits : 16 - 18 (3 bit)
access : write-only
Enumeration:
0 : CMD_0
Use CR[DTCCFG] for task completion configuration
0x1 : CMD_1
Issue an interrupt request
0x2 : CMD_2
Assert Event Completion Signal
0x4 : CMD_4
Issue a DMA request
End of enumeration elements list.
Condition Flag
address_offset : 0x208 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
C : Carry flag
bits : 0 - 0 (1 bit)
access : read-only
V : Overflow flag
bits : 1 - 1 (1 bit)
access : read-only
Z : Zero flag
bits : 2 - 2 (1 bit)
access : read-only
N : Negative flag
bits : 3 - 3 (1 bit)
access : read-only
PKHA E Register
address_offset : 0x20FD8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x21E68 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x22CFC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x23B94 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
Debug PC Breakpoint Register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PCBKPT : PC Breakpoint
bits : 2 - 19 (18 bit)
access : read-write
PKHA E Register
address_offset : 0x24A30 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x258D0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x26774 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x2761C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x284C8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x29378 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x2A04 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x2A22C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x2B0E4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x2BFA0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x2CE60 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x2DD24 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x2EBEC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x2FAB8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
Debug Memory Command Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DM : Instruction/Data Memory Selection
bits : 24 - 24 (1 bit)
access : read-write
Enumeration:
0 : DM_0
IMEM is selected
0x1 : DM_1
DMEM is selected
End of enumeration elements list.
IA : Increment Address
bits : 26 - 26 (1 bit)
access : read-write
Enumeration:
0 : IA_0
Address is not incremented
0x1 : IA_1
Address is incremented after the access
End of enumeration elements list.
Rb_1 : Read always as 1
bits : 27 - 27 (1 bit)
access : read-only
BV : Byte Reversal Control
bits : 28 - 28 (1 bit)
access : read-write
Enumeration:
0 : BV_0
DMEM bytes are not reversed
0x1 : BV_1
DMEM bytes are reversed
End of enumeration elements list.
R_0 : Read always as 0
bits : 30 - 30 (1 bit)
access : read-only
R_1 : Read always as 1
bits : 31 - 31 (1 bit)
access : read-only
PKHA E Register
address_offset : 0x30988 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x3185C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x32734 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x33610 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
Debug Memory Address Register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DMADDR : Debug Memory Address
bits : 2 - 31 (30 bit)
access : read-write
PKHA E Register
address_offset : 0x344F0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x353D4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x362BC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x371A8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
Debug Memory Data Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DMDATA : Debug Memory Data
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0x38098 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x380C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x38F8C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x39E84 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x3AD80 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x3BC80 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x3CB84 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x3DA8C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x3E998 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x3F8A8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
Memory Configuration
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DRAM_SZ : Data RAM Size
bits : 8 - 11 (4 bit)
access : read-only
Enumeration:
0 : DRAM_SZ_0
No memory module
0x4 : DRAM_SZ_4
2K bytes
0x5 : DRAM_SZ_5
3K bytes
0x6 : DRAM_SZ_6
4K bytes
0x7 : DRAM_SZ_7
6K bytes
0x8 : DRAM_SZ_8
8K bytes
0x9 : DRAM_SZ_9
12K bytes
0xA : DRAM_SZ_10
16K bytes
0xB : DRAM_SZ_11
24K bytes
0xC : DRAM_SZ_12
32K bytes
0xD : DRAM_SZ_13
48K bytes
0xE : DRAM_SZ_14
64K bytes
0xF : DRAM_SZ_15
96K bytes
End of enumeration elements list.
IROM_SZ : Instruction ROM Size
bits : 16 - 19 (4 bit)
access : read-only
Enumeration:
0 : IROM_SZ_0
No memory module
0x4 : IROM_SZ_4
2K bytes
0x5 : IROM_SZ_5
3K bytes
0x6 : IROM_SZ_6
4K bytes
0x7 : IROM_SZ_7
6K bytes
0x8 : IROM_SZ_8
8K bytes
0x9 : IROM_SZ_9
12K bytes
0xA : IROM_SZ_10
16K bytes
0xB : IROM_SZ_11
24K bytes
0xC : IROM_SZ_12
32K bytes
0xD : IROM_SZ_13
48K bytes
0xE : IROM_SZ_14
64K bytes
0xF : IROM_SZ_15
96K bytes
End of enumeration elements list.
IRAM_SZ : Instruction RAM Size
bits : 24 - 27 (4 bit)
access : read-only
Enumeration:
0 : IRAM_SZ_0
No memory module
0x4 : IRAM_SZ_4
2K bytes
0x5 : IRAM_SZ_5
3K bytes
0x6 : IRAM_SZ_6
4K bytes
0x7 : IRAM_SZ_7
6K bytes
0x8 : IRAM_SZ_8
8K bytes
0x9 : IRAM_SZ_9
12K bytes
0xA : IRAM_SZ_10
16K bytes
0xB : IRAM_SZ_11
24K bytes
0xC : IRAM_SZ_12
32K bytes
0xD : IRAM_SZ_13
48K bytes
0xE : IRAM_SZ_14
64K bytes
0xF : IRAM_SZ_15
96K bytes
End of enumeration elements list.
Mode Register (PublicKey)
address_offset : 0x400 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_MODE_LS : PKHA_MODE least significant 12 bits
bits : 0 - 11 (12 bit)
access : read-write
PKHA_MODE_MS : PKHA_MODE most-significant 4 bits
bits : 16 - 19 (4 bit)
access : read-write
ALG : Algorithm
bits : 20 - 23 (4 bit)
access : read-write
Enumeration:
0x8 : PKHA
PKHA
End of enumeration elements list.
PKHA E Register
address_offset : 0x407BC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x416D4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x425F0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
Command Register
address_offset : 0x430 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ALL : Reset All Internal Logic
bits : 0 - 0 (1 bit)
access : write-only
Enumeration:
0 : NO_RESET
Do Not Reset
0x1 : RESET_ALL
Reset PKHA engine and registers
End of enumeration elements list.
PK : Reset PKHA
bits : 6 - 6 (1 bit)
access : write-only
Enumeration:
0 : NO_RESET
Do Not Reset
0x1 : RESET_PKHA
Reset Public Key Hardware Accelerator
End of enumeration elements list.
Control Register
address_offset : 0x434 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IM : Interrupt Mask
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : INT_NOT_MASKED
Interrupt not masked.
0x1 : INT_MASKED
Interrupt masked
End of enumeration elements list.
PDE : PKHA Register DMA Enable
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
0 : PDE_DISABLED
DMA Request and Done signals disabled for the PKHA Registers.
0x1 : PDE_ENABLED
DMA Request and Done signals enabled for the PKHA Registers.
End of enumeration elements list.
PKHA E Register
address_offset : 0x43510 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
Clear Written Register
address_offset : 0x440 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CM : Clear the Mode Register
bits : 0 - 0 (1 bit)
access : write-only
CPKA : Clear the PKHA A Size Register
bits : 12 - 12 (1 bit)
access : write-only
CPKB : Clear the PKHA B Size Register
bits : 13 - 13 (1 bit)
access : write-only
CPKN : Clear the PKHA N Size Register
bits : 14 - 14 (1 bit)
access : write-only
CPKE : Clear the PKHA E Size Register
bits : 15 - 15 (1 bit)
access : write-only
PKHA E Register
address_offset : 0x44434 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
Status Register
address_offset : 0x448 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PB : PKHA Busy
bits : 6 - 6 (1 bit)
access : read-only
Enumeration:
0 : PKHA_IDLE
PKHA Idle
0x1 : PKHA_BUSY
PKHA Busy.
End of enumeration elements list.
DI : Done Interrupt
bits : 16 - 16 (1 bit)
access : read-write
EI : Error Interrupt
bits : 20 - 20 (1 bit)
access : read-only
Enumeration:
0 : NOT_ERROR_INT
Not Error.
0x1 : ERROR_INT
Error Interrupt.
End of enumeration elements list.
PKP : Public Key is Prime
bits : 28 - 28 (1 bit)
access : read-only
PKO : Public Key Operation is One
bits : 29 - 29 (1 bit)
access : read-only
PKZ : Public Key Operation is Zero
bits : 30 - 30 (1 bit)
access : read-only
Error Status Register
address_offset : 0x44C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ERRID1 : Error ID 1
bits : 0 - 3 (4 bit)
access : read-only
Enumeration:
0x1 : MODE_ERROR
Mode Error
0x2 : DATA_SIZE_ERROR
PKHA N Register Size Error
0x3 : KEY_SIZE_ERROR
PKHA E Register Size Error
0x4 : PKHA_A_SIZE_ERROR
PKHA A Register Size Error
0x5 : PKHA_B_SIZE_ERROR
PKHA B Register Size Error
0x6 : DATA_OUT_OF_SEQ_ERROR
PKHA C input (as contained in the PKHA B0 quadrant) is Zero
0x7 : PKHA_DIV_BY_0_ERROR
PKHA Divide by Zero Error
0x8 : PKHA_MOD_EVEN_ERROR
PKHA Modulus Even Error
0xF : INVALID_ENGINE_SEL_ERROR
Invalid Crypto Engine Selected
End of enumeration elements list.
CL1 : algorithms
bits : 8 - 11 (4 bit)
access : read-only
Enumeration:
0 : GEN_ERROR
General Error
0x8 : PKHA_ERROR
Public Key
End of enumeration elements list.
PKHA E Register
address_offset : 0x4535C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x4618 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x46288 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x471B8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA A Size Register
address_offset : 0x480 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKASZ : PKHA A Size
bits : 0 - 8 (9 bit)
access : read-write
PKHA E Register
address_offset : 0x480EC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA B Size Register
address_offset : 0x488 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKBSZ : PKHA B Size
bits : 0 - 8 (9 bit)
access : read-write
PKHA N Size Register
address_offset : 0x490 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKNSZ : PKHA N Size
bits : 0 - 8 (9 bit)
access : read-write
PKHA E Register
address_offset : 0x49024 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Size Register
address_offset : 0x498 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKESZ : PKHA E Size
bits : 0 - 8 (9 bit)
access : read-write
PKHA E Register
address_offset : 0x49F60 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x4AEA0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x4BDE4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x4CD2C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x4DC78 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x4EBC8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA Revision ID 1
address_offset : 0x4F0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MIN_REV : Minor Revision Number
bits : 0 - 7 (8 bit)
access : read-only
MAJ_REV : Major Revision Number
bits : 8 - 15 (8 bit)
access : read-only
IP_ID : Hardware Revision ID
bits : 16 - 31 (16 bit)
access : read-only
PKHA Revision ID 2
address_offset : 0x4F4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ECO_REV : ECO Revision Number
bits : 0 - 7 (8 bit)
access : read-only
ARCH_ERA : Architecture ERA
bits : 8 - 15 (8 bit)
access : read-only
CHA Revision ID
address_offset : 0x4F8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PKHAREV : PK Revision NUmber
bits : 16 - 19 (4 bit)
access : read-only
PKHAVID : PK Version ID
bits : 20 - 23 (4 bit)
access : read-only
PKHA E Register
address_offset : 0x4FB1C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x50A74 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x519D0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x52930 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x53894 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x5428 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x547FC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x55768 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x566D8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x5764C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x585C4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x59540 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x5A4C0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x5B444 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x5C3CC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x5D358 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x5E2E8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x5F27C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA Clock Control Register
address_offset : 0x600 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CKTHRT : Clock Throttle selection
bits : 0 - 2 (3 bit)
access : read-write
Enumeration:
0 : CKTHRT_0
PKHA clock division rate is 8/8 - full speed
0x1 : CKTHRT_1
PKHA clock division rate is 1/8
0x2 : CKTHRT_2
PKHA clock division rate is 2/8
0x3 : CKTHRT_3
PKHA clock division rate is 3/8
0x4 : CKTHRT_4
PKHA clock division rate is 4/8
0x5 : CKTHRT_5
PKHA clock division rate is 5/8
0x6 : CKTHRT_6
PKHA clock division rate is 6/8
0x7 : CKTHRT_7
PKHA clock division rate is 7/8
End of enumeration elements list.
LK : Register Lock
bits : 24 - 24 (1 bit)
access : read-write
Enumeration:
0 : LK_0
Register is unlocked
0x1 : LK_1
Register is locked
End of enumeration elements list.
ELFR : Enable Linear Feedback Shift Register
bits : 29 - 29 (1 bit)
access : read-write
Enumeration:
0 : ELFR_0
LFSR is only enabled if ECT = 1 and ECJ = 1
0x1 : ELFR_1
LFSR is enabled independently of ECT and ECJ
End of enumeration elements list.
ECJ : Enable Clock Jitter
bits : 30 - 30 (1 bit)
access : read-write
Enumeration:
0 : ECJ_0
Clock Jitter is disabled
0x1 : ECJ_1
Clock jitter is enabled
End of enumeration elements list.
ECT : Enable Clock Throttle
bits : 31 - 31 (1 bit)
access : read-write
Enumeration:
0 : ECT_0
PKHA clock throttle disabled meaning that PKHA is operatiing at full speed
0x1 : ECT_1
PKHA clock throttle enabled
End of enumeration elements list.
PKHA E Register
address_offset : 0x60214 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
Global Status Register
address_offset : 0x604 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CDI : CAU3 Done Interrupt occurred
bits : 10 - 10 (1 bit)
access : read-only
Enumeration:
0 : CDI_0
CAU3 Done Interrupt did not occur
0x1 : CDI_1
CAU3 Done Interrupt occurred
End of enumeration elements list.
CEI : CAU3 Error Interrupt
bits : 14 - 14 (1 bit)
access : read-only
Enumeration:
0 : CEI_0
CAU3 Error Interrupt did not occur
0x1 : CEI_1
CAU3 Error Interrupt occurred
End of enumeration elements list.
PEI : PKHA Done or Error Interrupt
bits : 15 - 15 (1 bit)
access : read-only
Enumeration:
0 : PEI_0
PKHA interrupt did not occur
0x1 : PEI_1
PKHA interrupt had occurred
End of enumeration elements list.
PBSY : PKHA Busy
bits : 31 - 31 (1 bit)
access : read-only
Enumeration:
0 : PBSY_0
PKHA not busy
0x1 : PBSY_1
PKHA busy
End of enumeration elements list.
Clock Linear Feedback Shift Register
address_offset : 0x608 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LFSR : Linear Feedback Shift Register
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0x611B0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x62150 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x623C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x630F4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x6409C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x65048 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x65FF8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x66FAC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x67F64 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x68F20 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x69EE0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x6AEA4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x6BE6C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x6CE38 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x6DE08 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x6EDDC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x6FDB4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x7054 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x70D90 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x71D70 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x72D54 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x73D3C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x74D28 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x75D18 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x76D0C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x77D04 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x78D00 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0x7E70 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA A0 Register
address_offset : 0x800 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x804 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x808 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x80C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x810 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x814 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x818 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x81C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x820 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x824 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x828 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x82C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x830 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x834 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x838 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x83C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x840 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x844 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x848 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x84C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x850 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x854 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x858 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x85C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x860 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x864 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x868 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x86C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x870 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x874 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x878 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A0 Register
address_offset : 0x87C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A0 : A0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x880 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x884 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x888 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x88C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x890 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x894 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x898 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x89C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8A0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8A8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8B8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8BC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8C0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8C4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8C8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0x8C90 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA A1 Register
address_offset : 0x8CC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8D0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8D4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8D8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8DC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8E4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8E8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8EC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8F4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8F8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A1 Register
address_offset : 0x8FC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A1 : A1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x900 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x904 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x908 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x90C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x910 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x914 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x918 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x91C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x920 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x924 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x928 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x92C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x930 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x934 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x938 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x93C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x940 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x944 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x948 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x94C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x950 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x954 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x958 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x95C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x960 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x964 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x968 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x96C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x970 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x974 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x978 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A2 Register
address_offset : 0x97C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A2 : A2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x980 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x984 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x988 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x98C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x990 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x994 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x998 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x99C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9A0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9A8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0x9AB4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA A3 Register
address_offset : 0x9AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9B8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9BC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9C0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9C4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9C8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9CC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9D0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9D4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9D8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9DC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9E0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9E4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9E8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9EC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9F0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9F4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9F8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA A3 Register
address_offset : 0x9FC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_A3 : A3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA00 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA04 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA08 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA0C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B0 Register
address_offset : 0xA7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B0 : B0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xA80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xA84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xA88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xA8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0xA8DC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA B1 Register
address_offset : 0xA90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xA94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xA98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xA9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAA0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAA4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAA8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAB0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAB4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAB8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xABC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAC0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAC4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAC8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xACC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAD0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAD4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAD8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xADC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAE0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAE4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAE8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAEC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAF0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAF4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAF8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B1 Register
address_offset : 0xAFC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B1 : B1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB00 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB04 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB08 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB0C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0xB708 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA B2 Register
address_offset : 0xB74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B2 Register
address_offset : 0xB7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B2 : B2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xB80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xB84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xB88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xB8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xB90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xB94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xB98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xB9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBA0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBA4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBA8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBB0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBB4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBB8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBBC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBC0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBC4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBC8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBCC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBD0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBD4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBD8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBDC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBE0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBE4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBE8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBEC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBF0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBF4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBF8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA B3 Register
address_offset : 0xBFC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_B3 : B3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC00 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC04 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC08 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC0C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0xC538 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA N0 Register
address_offset : 0xC54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N0 Register
address_offset : 0xC7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N0 : N0 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xC80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xC84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xC88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xC8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xC90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xC94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xC98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xC9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCA0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCA4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCA8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCB0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCB4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCB8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCBC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCC0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCC4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCC8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCCC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCD0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCD4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCD8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCDC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCE0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCE4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCE8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCEC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCF0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCF4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCF8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N1 Register
address_offset : 0xCFC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N1 : N1 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD00 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD04 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD08 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD0C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0xD36C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA N2 Register
address_offset : 0xD38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N2 Register
address_offset : 0xD7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N2 : N2 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xD80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xD84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xD88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xD8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xD90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xD94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xD98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xD9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDA0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDA4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDA8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDB0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDB4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDB8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDBC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDC0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDC4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDC8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDCC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDD0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDD4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDD8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDDC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDE0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDE4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDE8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDEC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDF0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDF4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDF8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA N3 Register
address_offset : 0xDFC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PKHA_N3 : N3 VALUE
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0xE1A4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
PKHA E Register
address_offset : 0xEFE0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
Semaphore Register
address_offset : 0xF0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DID : Domain ID of Locked Semaphore Owner
bits : 0 - 3 (4 bit)
access : read-only
PR : Privilege Attribute of Locked Semaphore Owner
bits : 6 - 6 (1 bit)
access : read-only
Enumeration:
0 : PR_0
If semaphore is locked, then owner is operating in user mode
0x1 : PR_1
If semaphore is locked, then owner is operating in privileged mode
End of enumeration elements list.
NS : Non Secure Attribute of the Locked Semaphore Owner
bits : 7 - 7 (1 bit)
access : read-only
Enumeration:
0 : NS_0
If semaphore is locked, owner is operating in secure mode
0x1 : NS_1
If semaphore is locked, owner is operating in nonsecure mode
End of enumeration elements list.
MSTRN : Master Number of Locked Semaphore Owner
bits : 8 - 13 (6 bit)
access : read-only
LK : Semaphore Lock and Release Control
bits : 31 - 31 (1 bit)
access : read-write
Enumeration:
0 : LK_0
Semaphore release
0x1 : LK_1
Semaphore lock
End of enumeration elements list.
Semaphore Ownership Register
address_offset : 0xF4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
LOCK : Semaphore Locked
bits : 0 - 0 (1 bit)
access : read-only
Enumeration:
0 : LOCK_0
Semaphore not locked
0x1 : LOCK_1
Semaphore locked
End of enumeration elements list.
NOWNER : Semaphore Ownership
bits : 31 - 31 (1 bit)
access : read-only
Enumeration:
0 : NOWNER_0
The host making the current read access is the semaphore owner
0x1 : NOWNER_1
The host making the current read access is NOT the semaphore owner
End of enumeration elements list.
Address Remap Register
address_offset : 0xFC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ARRL : Address Remap Register List
bits : 0 - 31 (32 bit)
access : read-write
PKHA E Register
address_offset : 0xFE20 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
PKHA_E : E VALUE
bits : 0 - 31 (32 bit)
access : write-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.