\n
address_offset : 0x0 Bytes (0x0)
size : 0x60 byte (0x0)
mem_usage : registers
protection : not protected
RTC control register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SWRESET : Software reset control
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : NOT_IN_RESET
Not in reset. The RTC is not held in reset. This bit must be cleared prior to configuring or initiating any operation of the RTC.
0x1 : IN_RESET
In reset. The RTC is held in reset. All register bits within the RTC will be forced to their reset value except the OFD bit. This bit must be cleared before writing to any register in the RTC - including writes to set any of the other bits within this register. Do not attempt to write to any bits of this register at the same time that the reset bit is being cleared.
End of enumeration elements list.
ALARM1HZ : RTC 1 Hz timer alarm flag status.
bits : 2 - 2 (1 bit)
access : read-write
Enumeration:
0 : NO_MATCH
No match. No match has occurred on the 1 Hz RTC timer. Writing a 0 has no effect.
0x1 : MATCH
Match. A match condition has occurred on the 1 Hz RTC timer. This flag generates an RTC alarm interrupt request RTC_ALARM which can also wake up the part from any low power mode. Writing a 1 clears this bit.
End of enumeration elements list.
WAKE1KHZ : RTC 1 kHz timer wake-up flag status.
bits : 3 - 3 (1 bit)
access : read-write
Enumeration:
0 : RUN
Run. The RTC 1 kHz timer is running. Writing a 0 has no effect.
0x1 : TIMEOUT
Time-out. The 1 kHz high-resolution/wake-up timer has timed out. This flag generates an RTC wake-up interrupt request RTC-WAKE which can also wake up the part from any low power mode. Writing a 1 clears this bit.
End of enumeration elements list.
ALARMDPD_EN : RTC 1 Hz timer alarm enable for Deep power-down.
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
0 : DISABLE
Disable. A match on the 1 Hz RTC timer will not bring the part out of Deep power-down mode.
0x1 : ENABLE
Enable. A match on the 1 Hz RTC timer bring the part out of Deep power-down mode.
End of enumeration elements list.
WAKEDPD_EN : RTC 1 kHz timer wake-up enable for Deep power-down.
bits : 5 - 5 (1 bit)
access : read-write
Enumeration:
0 : DISABLE
Disable. A match on the 1 kHz RTC timer will not bring the part out of Deep power-down mode.
0x1 : ENABLE
Enable. A match on the 1 kHz RTC timer bring the part out of Deep power-down mode.
End of enumeration elements list.
RTC1KHZ_EN : RTC 1 kHz clock enable. This bit can be set to 0 to conserve power if the 1 kHz timer is not used. This bit has no effect when the RTC is disabled (bit 7 of this register is 0).
bits : 6 - 6 (1 bit)
access : read-write
Enumeration:
0 : DISABLE
Disable. A match on the 1 kHz RTC timer will not bring the part out of Deep power-down mode.
0x1 : ENABLE
Enable. The 1 kHz RTC timer is enabled.
End of enumeration elements list.
RTC_EN : RTC enable.
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
0 : DISABLE
Disable. The RTC 1 Hz and 1 kHz clocks are shut down and the RTC operation is disabled. This bit should be 0 when writing to load a value in the RTC counter register.
0x1 : ENABLE
Enable. The 1 Hz RTC clock is running and RTC operation is enabled. This bit must be set to initiate operation of the RTC. The first clock to the RTC counter occurs 1 s after this bit is set. To also enable the high-resolution, 1 kHz clock, set bit 6 in this register.
End of enumeration elements list.
RTC_OSC_PD : RTC oscillator power-down control.
bits : 8 - 8 (1 bit)
access : read-write
Enumeration:
0 : POWER_UP
See RTC_OSC_BYPASS
0x1 : POWERED_DOWN
RTC oscillator is powered-down.
End of enumeration elements list.
General Purpose register
address_offset : 0x10C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPDATA : Data retained during Deep power-down mode or loss of main power as long as VBAT is supplied.
bits : 0 - 31 (32 bit)
access : read-write
General Purpose register
address_offset : 0x158 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPDATA : Data retained during Deep power-down mode or loss of main power as long as VBAT is supplied.
bits : 0 - 31 (32 bit)
access : read-write
General Purpose register
address_offset : 0x1A8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPDATA : Data retained during Deep power-down mode or loss of main power as long as VBAT is supplied.
bits : 0 - 31 (32 bit)
access : read-write
General Purpose register
address_offset : 0x1FC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPDATA : Data retained during Deep power-down mode or loss of main power as long as VBAT is supplied.
bits : 0 - 31 (32 bit)
access : read-write
General Purpose register
address_offset : 0x254 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPDATA : Data retained during Deep power-down mode or loss of main power as long as VBAT is supplied.
bits : 0 - 31 (32 bit)
access : read-write
General Purpose register
address_offset : 0x2B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPDATA : Data retained during Deep power-down mode or loss of main power as long as VBAT is supplied.
bits : 0 - 31 (32 bit)
access : read-write
RTC match register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MATVAL : Contains the match value against which the 1 Hz RTC timer will be compared to set the alarm flag RTC_ALARM and generate an alarm interrupt/wake-up if enabled.
bits : 0 - 31 (32 bit)
access : read-write
RTC counter register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VAL : A read reflects the current value of the main, 1 Hz RTC timer. A write loads a new initial value into the timer. The RTC counter will count up continuously at a 1 Hz rate once the RTC Software Reset is removed (by clearing bit 0 of the CTRL register). Only write to this register when the RTC_EN bit in the RTC CTRL Register is 0. The counter increments one second after the RTC_EN bit is set.
bits : 0 - 31 (32 bit)
access : read-write
General Purpose register
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPDATA : Data retained during Deep power-down mode or loss of main power as long as VBAT is supplied.
bits : 0 - 31 (32 bit)
access : read-write
High-resolution/wake-up timer control register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VAL : A read reflects the current value of the high-resolution/wake-up timer. A write pre-loads a start count value into the wake-up timer and initializes a count-down sequence. Do not write to this register while counting is in progress.
bits : 0 - 15 (16 bit)
access : read-write
General Purpose register
address_offset : 0xC4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPDATA : Data retained during Deep power-down mode or loss of main power as long as VBAT is supplied.
bits : 0 - 31 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.