\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection : not protected
Ethernet PTP time stamp control register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TSE : Time stamp enable
bits : 0 - 0 (1 bit)
TSFCU : Time stamp fine or coarse update
bits : 1 - 1 (1 bit)
TSSTI : Time stamp system time initialize
bits : 2 - 2 (1 bit)
TSSTU : Time stamp system time update
bits : 3 - 3 (1 bit)
TSITE : Time stamp interrupt trigger enable
bits : 4 - 4 (1 bit)
TTSARU : Time stamp addend register update
bits : 5 - 5 (1 bit)
TSSARFE : Time stamp snapshot for all received frames enable
bits : 8 - 8 (1 bit)
TSSSR : Time stamp subsecond rollover: digital or binary rollover control
bits : 9 - 9 (1 bit)
TSPTPPSV2E : Time stamp PTP packet snooping for version2 format enable
bits : 10 - 10 (1 bit)
TSSPTPOEFE : Time stamp snapshot for PTP over ethernet frames enable
bits : 11 - 11 (1 bit)
TSSIPV6FE : Time stamp snapshot for IPv6 frames enable
bits : 12 - 12 (1 bit)
TSSIPV4FE : Time stamp snapshot for IPv4 frames enable
bits : 13 - 13 (1 bit)
TSSEME : Time stamp snapshot for event message enable
bits : 14 - 14 (1 bit)
TSSMRME : Time stamp snapshot for message relevant to master enable
bits : 15 - 15 (1 bit)
TSCNT : Time stamp clock node type
bits : 16 - 17 (2 bit)
TSPFFMAE : Time stamp PTP frame filtering MAC address enable
bits : 18 - 18 (1 bit)
Ethernet PTP time stamp high update register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TSUS : Time stamp update second
bits : 0 - 31 (32 bit)
Ethernet PTP time stamp low update register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TSUSS : Time stamp update subseconds
bits : 0 - 30 (31 bit)
TSUPNS : Time stamp update positive or negative sign
bits : 31 - 31 (1 bit)
Ethernet PTP time stamp addend register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TSA : Time stamp addend
bits : 0 - 31 (32 bit)
Ethernet PTP target time high register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TTSH : Target time stamp high
bits : 0 - 31 (32 bit)
Ethernet PTP target time low register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TTSL : Target time stamp low
bits : 0 - 31 (32 bit)
Ethernet PTP time stamp status register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TSSO : Time stamp second overflow
bits : 0 - 0 (1 bit)
TSTTR : Time stamp target time reached
bits : 1 - 1 (1 bit)
Ethernet PTP PPS control register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PPSFREQ : PPS frequency selection
bits : 0 - 3 (4 bit)
Ethernet PTP subsecond increment register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
STSSI : System time subsecond increment
bits : 0 - 7 (8 bit)
Ethernet PTP time stamp high register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
STS : System time second
bits : 0 - 31 (32 bit)
Ethernet PTP time stamp low register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
STSS : System time subseconds
bits : 0 - 30 (31 bit)
STPNS : System time positive or negative sign
bits : 31 - 31 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.