\n
address_offset : 0x0 Bytes (0x0)
size : 0x44 byte (0x0)
mem_usage : registers
protection : not protected
DSI_HOST_CFG_DPI_PIXEL_PAYLOAD_SIZE
DSI_HOST_CFG_DPI_VSYNC_POLARITY
DSI_HOST_CFG_DPI_HSYNC_POLARITY
DSI_HOST_CFG_DPI_ENABLE_MULT_PKTS
DSI_HOST_CFG_DPI_USE_NULL_PKT_BLLP
DSI_HOST_CFG_DPI_PIXEL_FIFO_SEND_LEVEL
DSI_HOST_CFG_DPI_INTERFACE_COLOR_CODING
no description available
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_pixel_payload_size : Maximum number of pixels that should be sent as one DSI packet. Recommended that the line size (in pixels) is evenly divisible by this parameter (packet payload size in pixels).
bits : 0 - 15 (16 bit)
access : read-write
no description available
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_vsync_polarity : Sets polarity of dpi_vsync_input 0 - active low 1 - active high
bits : 0 - 0 (1 bit)
access : read-write
no description available
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_hsync_polarity : Sets polarity of dpi_hsync_input 0 - active low 1 - active high
bits : 0 - 0 (1 bit)
access : read-write
no description available
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_video_mode : Select DSI video mode that the host DPI module should generate packets for. 2'b00 - Non-Burst mode with Sync Pulses 2'b01 - Non-Burst mode with Sync Events 2'b10 - Burst mode 2'b11 - Reserved, not valid
bits : 0 - 1 (2 bit)
access : read-write
no description available
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_hfp : Sets the DSI packet payload size, in bytes, of the horizontal front porch blanking packet.
bits : 0 - 15 (16 bit)
access : read-write
no description available
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_hbp : Sets the DSI packet payload size, in bytes, of the horizontal back porch blanking packet.
bits : 0 - 15 (16 bit)
access : read-write
no description available
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_hsa : Sets the DSI packet payload size, in bytes, of the horizontal sync width filler blanking packet.
bits : 0 - 15 (16 bit)
access : read-write
no description available
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_enable_mult_pkts : Enable Multiple packets per video line. When enabled, cfg_dpi_pixel_payload_size must be set to exactly half the size of the video line. 0 - Video Line is sent in a single packet 1 - Video Line is sent in two packets
bits : 0 - 0 (1 bit)
access : read-write
no description available
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_vbp : Sets the number of lines in the vertical back porch.
bits : 0 - 7 (8 bit)
access : read-write
no description available
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_vfp : Sets the number of lines in the vertical front porch.
bits : 0 - 7 (8 bit)
access : read-write
no description available
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_bllp_mode : Optimize bllp periods to Low Power mode when possible 0 - blanking packets are sent during BLLP periods 1 - LP mode is used for BLLP periods
bits : 0 - 0 (1 bit)
access : read-write
no description available
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_use_null_pkt_bllp : Selects type of blanking packet to be sent during bllp region 0 - Blanking packet used in bllp region 1 - Null packet used in bllp region
bits : 0 - 0 (1 bit)
access : read-write
no description available
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_vactive : Sets the number of lines in the vertical active area. This field is equivalent to (real vertical size) - 1. For example, for an image of size 640x480, the bit field should be set as 479.
bits : 0 - 13 (14 bit)
access : read-write
no description available
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_pixel_fifo_send_level : In order to optimize DSI utility, the DPI bridge buffers a cerntain number of DPI pixels before initiating a DSI packet. This configuration port controls the level at which the DPI Host bridge begins sending pixels.
bits : 0 - 15 (16 bit)
access : read-write
no description available
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_vc : Sets the Virtual Channel (VC) of packets that will be sent to the receive packet interface. Packets with VC not equal to this value are discarded and the "DSI VC ID Invalid" bit (bit 12) in the DSI error report is set.
bits : 0 - 1 (2 bit)
access : read-write
no description available
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_interface_color_coding : Sets the distribution of RGB bits within the 24-bit d bus, as specified by the DPI specification. 0= 16-bit Configuration 1 1= 16-bit Configuration 2 2= 16-bit Configuration 3 3= 18-bit Configuration 1 4= 18-bit Configuration 2 5= 24-bit
bits : 0 - 2 (3 bit)
access : read-write
no description available
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
dsi_host_cfg_dpi_pixel_format : Sets the DSI packet type of the pixels. 0 - 16 bit 1 - 18 bit 2 - 18 bit loosely packed 3 - 24 bit
bits : 0 - 1 (2 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.