\n
address_offset : 0x0 Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : registers
protection : not protected
GPIO data register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DR : Data bits
bits : 0 - 31 (32 bit)
access : read-write
GPIO interrupt configuration register2
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ICR16 : Interrupt configuration 2 fields
bits : 0 - 1 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR17 : Interrupt configuration 2 fields
bits : 2 - 3 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR18 : Interrupt configuration 2 fields
bits : 4 - 5 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR19 : Interrupt configuration 2 fields
bits : 6 - 7 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR20 : Interrupt configuration 2 fields
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR21 : Interrupt configuration 2 fields
bits : 10 - 11 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR22 : Interrupt configuration 2 fields
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR23 : Interrupt configuration 2 fields
bits : 14 - 15 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR24 : Interrupt configuration 2 fields
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR25 : Interrupt configuration 2 fields
bits : 18 - 19 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR26 : Interrupt configuration 2 fields
bits : 20 - 21 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR27 : Interrupt configuration 2 fields
bits : 22 - 23 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR28 : Interrupt configuration 2 fields
bits : 24 - 25 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR29 : Interrupt configuration 2 fields
bits : 26 - 27 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR30 : Interrupt configuration 2 fields
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR31 : Interrupt configuration 2 fields
bits : 30 - 31 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
GPIO interrupt mask register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IMR : Interrupt Mask bits
bits : 0 - 31 (32 bit)
access : read-write
Enumeration:
0 : MASKED
Interrupt n is disabled.
0x1 : UNMASKED
Interrupt n is enabled.
End of enumeration elements list.
GPIO interrupt status register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ISR : Interrupt status bits - Bit n of this register is asserted (active high) when the active condition (as determined by the corresponding ICR bit) is detected on the GPIO input and is waiting for service
bits : 0 - 31 (32 bit)
access : read-write
GPIO edge select register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GPIO_EDGE_SEL : Edge select
bits : 0 - 31 (32 bit)
access : read-write
GPIO direction register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GDIR : GPIO direction bits
bits : 0 - 31 (32 bit)
access : read-write
Enumeration:
0 : INPUT
GPIO is configured as input.
0x1 : OUTPUT
GPIO is configured as output.
End of enumeration elements list.
GPIO pad status register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PSR : GPIO pad status bits (status bits)
bits : 0 - 31 (32 bit)
access : read-only
GPIO interrupt configuration register1
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ICR0 : Interrupt configuration 1 fields
bits : 0 - 1 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR1 : Interrupt configuration 1 fields
bits : 2 - 3 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR2 : Interrupt configuration 1 fields
bits : 4 - 5 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR3 : Interrupt configuration 1 fields
bits : 6 - 7 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR4 : Interrupt configuration 1 fields
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR5 : Interrupt configuration 1 fields
bits : 10 - 11 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR6 : Interrupt configuration 1 fields
bits : 12 - 13 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR7 : Interrupt configuration 1 fields
bits : 14 - 15 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR8 : Interrupt configuration 1 fields
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR9 : Interrupt configuration 1 fields
bits : 18 - 19 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR10 : Interrupt configuration 1 fields
bits : 20 - 21 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR11 : Interrupt configuration 1 fields
bits : 22 - 23 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR12 : Interrupt configuration 1 fields
bits : 24 - 25 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR13 : Interrupt configuration 1 fields
bits : 26 - 27 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR14 : Interrupt configuration 1 fields
bits : 28 - 29 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
ICR15 : Interrupt configuration 1 fields
bits : 30 - 31 (2 bit)
access : read-write
Enumeration:
0 : LOW_LEVEL
Interrupt n is low-level sensitive.
0x1 : HIGH_LEVEL
Interrupt n is high-level sensitive.
0x2 : RISING_EDGE
Interrupt n is rising-edge sensitive.
0x3 : FALLING_EDGE
Interrupt n is falling-edge sensitive.
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.